Measure temperature dependence of gate disturb effects in current and proposed flash memories for space applications. Manufacturers of Flash memories are reporting a new failure mechanism.  It is called “gate disturbance”.  There are an increased number of lower programming bits for certain patterns baked in the erased state versus those baked in the programmed state.  The process is a result of mobile ions and possible positive centers in the tunnel oxide.