




# 3D IC Overview


*Robert Patti, CTO*  
*rpatti@tezzaron.com*

# Span of 3D Integration

## Packaging



## Wafer Fab



## Tezzaron 3D-ICs

100-1,000,000/sqmm


1000-10M Interconnects/device



1s/sqmm

Peripheral I/O

- Flash, DRAM
- CMOS Sensors




100,000,000s/sqmm

Transistor to Transistor

- Ultimate goal


# TSV Pitch $\neq$ Area $\div$ Number of TSVs

- TSV pitch issue example
  - 1024 bit busses require a lot of space with larger TSVs
  - They connect to the heart and most dense area of processing elements
  - The 45nm bus pitch is  $\sim 100\text{nm}$ ; TSV pitch is  $>100\text{x}$  greater
  - The big TSV pitch means TOF errors and at least 3 repeater stages



# TSV Pitch $\neq$ Area $\div$ Number of TSVs

- TSV pitch issue example
  - 1024 bit busses require a lot of space with larger TSVs
  - They connect to the heart and most dense area of processing elements
  - The 45nm bus pitch is  $\sim 100\text{nm}$ ; TSV pitch is  $>100\text{x}$  greater
  - The big TSV pitch means TOF errors and at least 3 repeater stages







# 3D Interconnect Characteristics


	SuperContact™ I 200mm Via First, FEOL	SuperContact™ III 200mm Via First, FEOL	SuperContact™ IV 200mm Via First, FEOL	Interposer TSV	Bond Points	Die to Wafer
Size L X W X D Material	1.2 μ X 1.2 μ X 6.0μ W in Bulk	0.85 μ X 0.85 μ X 10μ W in Bulk	0.60 μ X 0.60 μ X 2μ W in SOI	10 μ X 10 μ X 100 μ Cu	1.7 μ X 1.7 μ Cu	3 μ X 3 μ Cu
Minimum Pitch	<2.5 μ	1.75 μ	1.2 μ	30/120 μ	2.4 μ	5 μ
Feedthrough Capacitance	2-3fF	3fF	0.2fF	250fF	<<	<25fF
Series Resistance	<1.5 Ω	<3 Ω	<1.75 Ω	<0.5 Ω	<	<

*Small fine grain TSVs are fundamental to 3D enablement*

# R8051/Memory


5X Performance  
1/10<sup>th</sup> Power






mouse L: mouseSingleSelectPt M: mousePopUp() R: hiZoomAbsoluteScale(hiGetCurrentWindow() 0.9)

# A Closer Look at Wafer-Level Stacking



# Next, Stack a Second Wafer & Thin:





# Stacking Process Sequential Picture

Two wafer Align & Bond → Course Grinded → Fine Grinded




→ After CMP → Si Recessed




High Precision Alignment


Misalign=0.3um








# Then, Stack a Third Wafer:







# Finally, Flip, Thin & Pad Out:





This is the  
completed stack!







# 0.6um SOI TSV



120K TSVs




# DRAM wants 2 different processes!

Bit cells	Low leakage -slow refresh -low power -low GIDL	High Vt Devices Vneg Well Thick Oxide
Sense Amps Word line drivers Device I/O	High speed -better sensitivity -better bandwidth -lower voltage	Low Vt Devices Copper interconnect Thin Oxides

# “Dis-Integrated” 3D Memory

Memory Layers  
from DRAM fab


Controller Layer  
from high speed  
logic fab




Better yielding than 2D equivalent!

2 million vertical  
connections per  
lay per die


# Octopus Stack



2 Layer Stacked Device  
(SEM)



DRAM Control/Logic



DRAM Memory Cells

# 3D DRAMs

## Octopus I


- 1-4Gb
- 16 Ports x 128bits (each way)
- @1GHz
  - CWL=0 CRL=2 SDR format
  - 5ns closed page access to first data (aligned)
  - 12ns full cycle memory time
  - 288GB/s data transfer rate
- Max clk=1.6GHz
- Internally ECC protected, Dynamic self-repair, Post attach repair
- 115C die full function operating temperature
- JTAG/Mailbox test&configuration

## Octopus II

- 4-64Gb
- 64-256 Ports x 64bits (each way)
- @1GHz
  - 5-7ns closed page access to first data (aligned)
  - 12ns full cycle memory time
  - 2TB/s data transfer rate



# The Industry Issue



➤ To continue to increase CPU performance, exponential bandwidth growth required.

➤ More than 200 CPU cycles of delay to memory results in cycle for cycle CPU stalls.

➤ 16 to 64 Mbytes per thread required to hide CPU memory system accesses.


➤ No current extension of existing IC technology can address requirements.

➤ Memory I/O power is running away.

***Need 50x bandwidth improvement.***


***Need 10x better cost model than embedded memory.***

# Logic on Memory





Logic

Memory



8 DRAM ports  
16x21 pad array





>10 $\mu$ f bypass caps

SS ~4,000pf



Tezzaron Semiconductor

# Logic on Memory






David Fick of the University of Michigan showed Centip3De, a 3-D IC stack using 128 ARM Cortex M3 cores and 256 Mbytes of stacked DRAM operating at near threshold voltage. (Paper 10.7)



University Michigan, ISSCC and The Register




Dean Lewis, another GIT researcher, showed 3-D MAPS, a massively parallel processor using 64 custom cores stacked with a block 256 kilobytes of scratch pad memory. (Paper 10.6)










benchmark	memory bandwidth	measured power
AES encryption	49.5 GB/s	4.032 W
edge detection	15.6 GB/s	3.768 W
histogram	30.3 GB/s	3.588 W
k-means clustering	40.6 GB/s	4.014 W
matrix multiplication	13.8 GB/s	3.789 W
<b>median filter</b>	<b>63.8 GB/s</b>	<b>4.007 W</b>
motion estimation	24.1 GB/s	3.830 W
string search	8.9 GB/s	3.876 W

Figure 10.6.5: Bandwidth and power measurement results.

As might be expected, different tasks performed on 3D-MAPS have different performance profiles



Georgia Institute of Technology, ISSCC and The Register





Tezzaron 3D  
Devices June/July  
2011




# 2.5/3D Circuits

IME A-Star /  
Tezzaron  
Collaboration





IME A-Star / Tezzaron Collaboration





# System in PCB vs in TSI (Courtesy A\*STAR Institute of Microelectronics)


- a) For system on PCB ( each die is packaged),SSTL type of circuit are used (50 Ohm landscape design on PCB)
- b) For system on TSI LVC MOS driver are used (BEOL wire design)



SSTL type of eye designed with 50 Ohm “landscape” (75 mm long) has increased SI penalty with Mem speed improvement



DDR, DDR2, DDR3




LVC MOS type of eye on BEOL wire (e.g w/s=10/10um) with 25 mm length,TSI “landscape” are more SI robust to Mem. speed improvement....showing margin for design in the eye



Note : R,L,C for PKG is 0.3Ω,3.7nH,2.2pF

# Layout considerations (Courtesy A\*STAR Institute of Microelectronics)


1.6GT/s with w/s=4/2 um L=25mm



1.6GT/s with w/s=10/10 um L=25mm




1.6GT/s with w/s=4/2 um L=5mm




- RC penalty type is reduced on long line by using large wires (R drop) and large spacing (C drop)
- Byte lanes [8 wires of DQ and 1 wire of DQS (strobe)] with spacing  $S$  between wires  $S=4*(W+S)$  to eliminate crosstalk from parallel wires (2<sup>nd</sup> effect order)

# Near End-of-Line



# 3D EDA Tool Support

maxo-3D: W demo4 /projects/current/leo\_ddr23\_reval/design/micromagic/workAreas/pat  
 ect Misc Local Help rotate\_3d mode. BUT-1 for rotate. BUT-3 ends





## # 3D LVS Tech file

```


WAFER: 1
LAYOUT TOP BLOCK: lvslayer1_1
SCHEMATIC TOP BLOCK: lvslayer1
GDSII FILE: lvslayer1_1.gds
SCHEMATIC NETLIST: lvslayer1
INTERFACE UP METAL: 1;0
INTERFACE UP TEXT: 1;101
  
```

```

...
INTERFACE:
LAYOUT TOP BLOCK: lvstop
SCHEMATIC TOP BLOCK: lvstop
GDSII FILE: lvstop_ALL.gds
SCHEMATIC NETLIST: lvstop.sp
BOND OUT METAL: 5;0
BOND OUT TEXT: 5;101
  
```




-17.690








# 3D Opportunities

- Complete 3D PDK 8<sup>th</sup> Release
  - GF 130nm
  - Calibre, Synopsys, Hspice, Cadence MicroMagic 3D physical editor
  - Magma 3D DRC/LVS
  - Artisan standard cell libraries
- MOSIS, CMP, and CMC MPW support
  - 130nm, coming soon 65nm
  - Silicon Workbench
- Honeywell 150nm SOI
- 90nm NEOL TSV
- 40nm 3D logic
- IME silicon interposers, photonics
- eSilicon 3D solutions, organic interposers
- >100 devices in process
- >400 users



# New Apps – New Architectures



# Summary

- 3D Integration offers vast new opportunities!
  - New design approaches
  - New ways of thinking
  - Best of class integration of
    - Memory
    - Logic
    - RF
    - MEMS

Sensors

Computing

MEMS

Communications

