NAND Flash Qualification Guideline

Jason Heidecker

Jet Propulsion Laboratory, California Institute of Technology

Table of Contents

What is NAND Flash?

- **Unique architecture.**

- **PROGRAM/READ by PAGE.**

- **ERASE by BLOCK.**

- **Built on CMOS. TSOP packages.**

- **Nonvolatile; low standby power.**

- **VERY high density.**

- **Mature technology, billions of chips produced over decades.**

Only memory to offer both Gb density and nonvolatility.

Floating Gate Memory Cell

Ref [1]

Comparison of NOR (left) and NAND (right) Flash cells.

Array Organization

Bits, Bytes, Pages, and Blocks

Array Organization for 4 Gb Micron Device

2,112 bytes

Cache Register — 2,048 | 64 — I/O 0 / I/O 7

Data Register — 2,048 | 64

2,048 blocks per device

1 block

64 pages = 1 block (128K + 4K) bytes

1 page = (2K + 64) bytes

1 block = (2K + 64) bytes x 64 pages
= (128K + 4K) bytes

1 device = (2K + 64) bytes x 64 pages x 2,048 blocks
= 2,112Mb

Ref [2]

Operation

Commands, Addresses, and Data On Same I/O

RESET (FFh) Operation

1 ●			48	
2			47	
3			46	
4			45	
5			44	
6			43	
7			42	
8			41	
9			40	
10			39	
11			38	DNU or Vss
12			37	Vcc
13			36	Vss
14			35	NC
15			34	NC
16			33	NC
17			32	I/O3
18			31	I/O2
19			30	I/O1
20			29	I/O0
21			28	NC
22			27	NC
23			26	NC
24			25	NC

Ref [2]

Operation

PAGE READ

PAGE PROGRAM

BLOCK ERASE

Applications

COMMERCIAL

- **Mobile Computing**
  - **Cell Phones**
  - **MP3**
  - **"Thumb" Drives**

- **Hard Drives**
  - **"Instant On" discs**

Million GB

00

10,000

0

Ref [3]

SPACE

- **NVM Data Storage**
  - **Engineering & Science Data**

10 x 128 Gb MLC NAND Flash parts on space project (JPL)

NVM Market

Ref [4]

Reliability Issues

- **Reliability (bit errors) is getting worse with newer NAND technologies.**

NAND Reliability

- **Smaller Vth/level = More Errors**

- **Fowler-Nordheim Tunneling for Erase and Program uses destructive high voltages ~20 V**

Four Areas of Focus:
1. **Bad Blocks**
2. **Endurance**
3. **Retention**
4. **Disturb**

Ref [5]

Smaller Margins Means Less Reliability (Susceptibility to disturb and Stress Induced Leakage Current (SILC))

Bad Blocks

- **Devices are expected to ship with a specified number of bad blocks.**

- **Specification can be as high as 5%.**
    - Parts may be shipped with 1% bad blocks, but spec says device should not exceed 5% bad blocks (in this case) before endurance specification is met.

- **Blocks will "go bad" with use.**

- **Bad block is defined as having a certain bit error rate (BER).**

For example, a particular 64 Gb Micron TLC device has 2736 blocks:

- **Spec says: it has an**
    - endurance specification of 500 cycles
    - minimum number of valid block of 2626
    - 60-bit ECC required per 1146 bytes of data

Therefore, the user should never see more than 60 bit errors per 1146 bytes of data in more than 110 blocks, up to 500 cycles.

Data Retention

A test structure for evaluation of the interface tr... transistors by the charge pumping method. 1000 ...-nm (120, 150nm) active width and 500-nm gate ...ed in parallel.

Ref [6]

To be presented at the 3rd NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 11-13, 2012, NASA GSFC, Greenbelt, MD.

12

Endurance

Ref [7]

To be presented at the 3rd NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 11-13, 2012, NASA GSFC, Greenbelt, MD.

13

Read Disturb

- **Flash also susceptible to Program and Erase Disturb, but only Read disturb is prevalent in modern devices**

- **Read Disturb confined to block being operated on**

- **Stressed cells are in unselected pages**

- **Nondestructive**

- **Disturb occurs when charge collects on the floating gate, causing the cell to appear weakly programmed**

Ref [8]

Failure Modes

Failure Mode	Detection Method	Countermeasure
Erase Failure	Check status after erase	Block replacement
Program Failure	Check status after program	Block replacement
Bit Errors (within spec)	Verify ECC	ECC correction
Bit Errors (beyond spec)	Verify ECC	Block replacement

Screening & Qualification

Diagram depicting the roles of the manufacturer and space project in screening and qualifying an EEE device for space application.

To be presented at the 3rd NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 11-13, 2012, NASA GSFC, Greenbelt, MD.

16

Screening

Step	Test	Requirements	Sample Size & Notes	
			Level 1 Mission	Level 2 Mission
1	Glass transition temperature, Tg	Thermal Mechanical Analysis (TMA)	3 pc	3 pc
2	Serialization		100%	100%
3	Electricals (AC, DC, Functional)	Test to datasheet. Read & record data. Tri-temp (-40°C, 25°C, 85°C).	100%	100%
4	Dynamic Burn-In	MIL-STD-883, Method 1015, 125°C	100% 240 hrs	100% 160 hrs
5	Electricals (AC, DC, Functional)	Test to datasheet. Read & record data. Tri-temp (-40°C, 25°C, 85°C).	100%	100%
6	Delta Calculations	25°C	100%	100%
7	Percent Defective Allowable (PDA) Calculation		5% PDA[1]	5% PDA
8	Stabilization Bake	125°C, 24 hours	100%	100%
9	Flight Part Storage	In accordance with [5].	100%	100%

""
[1] 3% PDA for functional parameters at 25°C.

Qualification

| Step	Test	Requirements	Sample Size & Notes	
			Level 1 Mission	Level 2 Mission
12	Temp Cycling	MIL-STD-883, Method 1010, Condition B	22 pc, 300 cycles	22 pc, 100 cycles
13	Electricals (AC, DC, Functional)	Test to datasheet. Read & record data. Tri-temp (-40°C, 25°C, 85°C).	45 pc	22 pc
14	High Temperature Operating Life (HTOL)	MIL-STD-883, Method 1005, 125°C		
15	Electricals (AC, DC, Functional)	Test to datasheet. Read & record data. Tri-temp (-40°C, 25°C, 85°C).		
16	Destructive Physical Analysis (DPA)	2 pc from temp cycled samples, rest from life tested samples	5 pc	3 pc
17	Reliability Characterization	See Table 4	10 pc	
18	Radiation Characterization	TID and SEE per radiation specialist recommendation	Per rad specialist	

Reliability Characterization

Step	Test	Requirements
1	Endurance Cycling	Up to 1.5x application endurance requirement
2	Data Retention Bake	Three temperatures; at 1.5x application endurance requirement
3	Read Disturb	Multiple reads after 0, 0.5x, 1.0x, and 1.5x application endurance requirement
4	Worst Case UBER Calculation	At 1.5x application endurance requirement

Endurance Cycling

**Bit Error Rate (BER) Vs. E/P/R Cycles**
Micron NAND Flash

Ref [9]

Data from Heidecker (JPL).
NEPP 2010, 2011, 2012.

Data Retention Bake

Weibull parameters: $F(t) = 1 - e^{-[(t/c)^m]}$

	155 C	145 C	135 C
c:	8.412	73.93	509.7
m:	1.795	2.146	1.825

Data is for Demonstration Only – Not Real Flash Data

Read Disturb

- **PURPOSE**
  - Measure how BER worsens with multiple reads of block of data

- **DISTURB TEST**
  1. Erase
  2. Program
  3. Read many times

- **Repeat test after cycling device. Perform at:**
 - 0x
 - 0.5x
  - 1.0x
  - 1.5x

Ref [10]

Read disturb error rate much worse in parts that have consumed erase/program/read cycles.

Radiation Effects

- **Every lot should be tested**

- **Total Ionizing Dose (TID)**
- **Single Event Upset (SEU)**
- **Single Event Fault Interrupt (SEFI)**

- **Flash can be tested for different applications:**
  - **Refresh: Erase/Program Between Read**
  - **No Refresh: Read Only**

Ref [11]

Data from Irom and Nguyen (JPL).
NEPP 2011.

To be presented at the 3rd NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 11-13, 2012, NASA GSFC, Greenbelt, MD.

23

Worst Case UBER Calculation

When calculating uncorrectable bit error rate (UBER) from raw NAND bit error rate (BER), the worst case BER should be used. Here's a general example, but users should tailor to their specific application or use case:

$$BER_{worst\ case} = BER_{radiation} + BER_{cycling} + BER_{disturb}$$

To be presented at the 3rd NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 11-13, 2012, NASA GSFC, Greenbelt, MD.

24

System Level Considerations

Error Correction Codes (ECC)

– **Always required with NAND Flash.**

| NAND Type	Datasheet ECC Requirement	Corresponding Bit Error Rate	Recommended ECC
SLC	1-bit ECC per 528 bytes of data	0.02%	SEC/DEC Hamming Code or Reed-Solomon Code
MLC	12-bit ECC per 539 bytes of data	0.28%	BCH Algorithms
TLC	60-bit ECC per 1146 bytes of data	0.65%	Low Density Parity Check (LDPC) Codes

Other Recommendations

- **Pure Tin Leads**
  - **All NAND Flash are PEMS, which have pure tins leads. Leads must be retinned or solder-dipped before installation onto flight boards.**

- **Disturb Error Mitigation**
  - **Limit the number of reads between programming, sequentially program pages in a block, and minimize partial-page programming [Ref: 12].**

- **Moisture Sensitivity (PEMS Storage)**
  - **Plastic packaging is hygroscopic**
  - **Need to be stored in humidity controlled environments**
  - **Should be "baked out" prior to assembly to prevent popcorning or other damage**

- **Electrostatic Discharge (ESD) Sensitivity**
  - **Most NAND Flash devices are classified has having ESD sensitivities of Class 1C (>1000 V HBM) or better.**
  - **Most standard ESD practices (static dissipative wrist straps, workbenches, and storage bags) will prevent damaging the device.**

End of the Road for Flash?

The Bleak Future of NAND Flash Memory

Laura M. Grupp†, John D. Davis‡, Steven Swanson†
†Department of Computer Science and Engineering, University of California, San Diego ‡Microsoft Research, Mountain View

Ref [13]

To be presented at the 3rd NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 11-13, 2012, NASA GSFC, Greenbelt, MD.

27

What's Next?

Could it be MRAM?

Stay Tuned…

Sources/References

1. Bez, R. "Introduction to Flash Memory." Proceedings of the IEEE, Vol. 91, No. 4, April 2003.

2. 4 Gb NAND SLC Datasheet, "2_4_8gb_nand_m49a__1.fm - Rev. D 12/06 EN." Micron, Inc.

3. TN-29-19, "NAND Flash 101: An Introduction to NAND Flash and How to Design It In to Your Next Product." Micron, Inc.

4. Jung, T.S. "Memory Technology and Solutions Roadmap," Samsung Analyst Day, 2005.

5. Yaakobi, L. "Characterization and Error-Correcting Codes for TLC Flash Memories." International Conference on Computing, Networking and Communications, Data Storage Technology and Applications Symposium, 2012.

6. Lee, J. "Degradation of Tunnel Oxide by FN Current Stress and Its Effects On Data Retention Characteristics of 90-nm NAND Flash Memory Cells," IRPS, 2003.

7. Desnoyers, P. "Empirical Evaluation of NAND Flash Memory Performance," HotStorage, 2009.

8. Prouty, W. "NAND Flash Reliability and Performance, The Software Effect." Flash Memory Summit, 2007.

9. Heidecker, J. "NAND Flash Screening and Qualification Guideline for Space Application." NASA Electronics and Packaging Program (NEPP), 2011.

10. Qualification data for 128 Gb MCM MLC NAND for SMAP Mission, JPL, 2010.

11. Irom, F. "Radiation Tests of Highly Scaled, High-Density, Commercial, Nonvolatile NAND Flash Memories," NASA Electronic Parts and Packaging Program (NEPP), 2011.

12. Sheldon, D. "Disturb Testing in Flash Memories." NASA Electronic Parts and Packaging Program (NEPP), 2009.

13. Grupp, L. "The Bleak Future of NAND Flash Memory." University of San Diego, 2011.