1. SCOPE

1.1 Scope. This specification establishes the performance and qualification requirements for flexible and rigid-flex printed wiring boards with or without plated through holes (see 6.1). Verification is accomplished through the use of one of two methods of product assurance (appendix A or appendix B). Detail requirements, specific characteristics, and other provisions which are sensitive to the particular intended use are specified in the applicable master drawings.

1.2 Classification. Printed wiring boards are classified by 1.2.1 and 1.2.2.

1.2.1 Type. Printed wiring boards are of the types shown, as specified (see 3.1).

Type 1 - Singled-sided flexible printed wiring board (see 6.4.2.1) with or without shields or stiffeners.
Type 2 - Double-sided flexible printed wiring board (see 6.4.2.2) with or without shields or stiffeners with or without plated-through holes.
Type 3 - Multilayer flexible printed wiring board with plated holes (see 6.4.2.3) and with or without shields or stiffeners.
Type 4 - Multilayer rigid and flexible printed wiring board with plated-through holes (see 6.4.2.4).
Type 5 - Bonded rigid and/or flexible printed wiring board combinations without plated-through holes (see 6.4.2.5).

1.2.2 Flexibility class. The flexibility class is identified by a single letter, A or B, designating the printed wiring board class.

Class A - Capable of withstanding flexing during installation.
Class B - Capable of withstanding continuous flexing for the number of cycles specified (see 3.1.1).
1.2.3 Flexible base material. The printed wiring board flexible base material type should be identified by the base material designators of the applicable flexible base material specification as required by the master drawing (see 3.1.1).

1.2.4 Rigid base material type (designs with stiffeners). The printed wiring board rigid base material type should be identified by the base material designators of the applicable base material specification as required by the master drawing (see 3.1.1).

1.3 Description of this specification. The main body contains general provisions and is supplemented by detailed appendices. Appendices A and B describe the two product assurance programs that can be implemented by the manufacturer. Appendix A contains the traditional QPL product assurance program. Appendix B is an optional quality management approach using a technical review board concept addressed in MIL-PRF-31032, to modify the generic verification criteria provided in this specification. Appendix C provides statistical sampling, and basic test and inspection procedures. Appendix D is optional and can be used when producing printed wiring boards designed to superseded design standards (see 6.4.1 and A.6.7.2). Appendix D may also be used as a guide in developing a test plan for legacy or existing designs based on the tests and inspections of appendix A. Appendix E is optional and describes an alternative procedure used to evaluate oxidation levels on solderable surfaces. The procedure involves using electrochemical reduction techniques to determine the type and quantity of oxide on plated-through holes.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirement documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation (see 6.2).

ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES (IPC)

IPC-T-50 - Terms and Definitions for Interconnecting and Packaging Electronic Circuits. (DoD adopted).

(Application for copies should be addressed to the Association Connecting Electronics Industry, 2215 Sanders Road, Suite 200 South, Northbrook, IL 60062-6135.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.
3. REQUIREMENTS

3.1 General requirements. The manufacturer of printed wiring boards, in compliance with this specification, shall use or have access to production and verification facilities adequate to assure successful compliance with the provisions of this specification and the associated master drawing. Only printed wiring boards which are verified and meet all the applicable performance requirements and the design, construction, and material requirement of the associated master drawing shall be certified as compliant and delivered.

3.1.1 Master drawing. Printed wiring boards delivered under this specification shall be of the material, design, and construction specified on the applicable master drawing.

3.1.2 Conflicting requirements. In the event of conflict between the requirements of this specification and other requirements of the applicable master drawing, the precedence in which documents shall govern, in descending order, is as follows:

a. The applicable master drawing (see 3.1.1). Additional acquisition requirements (see 6.2) may be provided in the order or contract. Any deletion of any of the performance requirements or performance verifications of this specification not approved by the qualifying activity, will result in the printed wiring board being deemed noncompliant with this specification.

b. This specification.

c. The applicable design standard (see 3.1.1, A.3.3.3 as applicable).

d. Specifications, standards, and other documents referenced in section 2.

3.1.3 Terms and definitions. The definitions for all terms used herein shall be as specified in IPC-T-50 and those contained herein (see 6.4, and appendices A, B, C, D, and E).

3.2 Qualification. Printed wiring boards furnished under this specification shall be products that are authorized by the qualifying activity for listing on the applicable QPL at the time of award of contract (see A.4.5 and 6.3). In addition, the manufacturer shall certify (for Qualified Products List (QPL)) or receive certification from the qualifying activity (for QPL/Qualified Manufacturer's List (QML)) that the product assurance requirements of 3.3 have been met and are being maintained.

3.2.1 QPL. The qualification requirements for the QPL product assurance level shall be in accordance with appendix A.

3.2.2 QPL/QML. The qualification requirements for the QPL/QML product assurance level shall be in accordance with appendix B.

3.3 Product assurance requirements. This document contains two different methods of product assurance for printed wiring board compliance. The two levels of printed wiring product assurance are QPL (see 3.3.1) and QPL/QML (see 3.3.2) as defined below.

3.3.1 QPL product assurance. Product assurance procedures (see A.4.5.5.2) shall be made available to the qualifying activity no later than 6 months after the date of this specification in order for the manufacturer to be retained on QPL No. 50884. The product assurance procedures shall, as a minimum, consist of the items outlined in A.4.5.5.2.

3.3.2 QPL/QML product assurance. A product assurance program for QPL/QML printed wiring board furnished under this specification shall satisfy the requirements of appendix B.
3.4 Letters of interpretation and policy. Letters of interpretation and policy applicable to this document shall be approved in writing by the preparing activity. All letters of interpretation and policy applicable to MIL-P-50884 written prior to the current date of this document are not applicable to this revision. All subsequent letters of interpretation and policy letters are valid only until the next document change action (amendment or revision).

3.5 Recycled, recovered, or environmentally preferable materials. Recycled, recovered, or environmentally preferable materials should be used to the maximum extent possible provided that the material meets or exceeds the operational and maintenance requirements, and promotes economically advantageous life cycle costs.

3.6 Workmanship. Printed wiring boards shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see A.4.5 or B.4.1).

b. Inspection of product for delivery (see A.4.6 or B.4.3a).

c. Periodic conformance inspection (see A.4.7 or B.4.3b).

4.2 Printed wiring board performance verification.

4.2.1 QPL. Printed wiring board performance verification inspection shall consist of inspections on the production printed wiring boards and the quality conformance test circuitry or test coupons referenced in appendix A.

4.2.2 QPL/QML. The minimum requirements for printed wiring board performance verification to the QPL/QML product assurance level shall satisfy the guidelines of appendix B.

4.3 Qualification inspection. Qualification is possible by two different methods based on the product assurance level used, QPL (see 4.3.1) or QPL/QML (see 4.3.2).

4.3.1 QPL. Qualification inspection for the QPL product assurance level shall be performed at a laboratory acceptable to the Government (hereafter referred to as a “certified suitable laboratory” see 6.3) on qualification test specimens produced with material, equipment, and procedures that will be used in subsequent production. The requirements concerning the qualification test specimens, number of specimens to be tested, and the test routines they shall be subjected to, and the extent of qualification shall be as specified in appendix A.

4.3.2 QPL/QML. The minimum requirements for qualification to the QPL/QML product assurance level shall be as specified in appendix B.
5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD personnel, these personnel need to contact the responsible packaging activity to ascertain requisite packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Department or Defense Agency, or within the Military Department's System Command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. Flexible and rigid-flex printed wiring boards are intended primarily for use in electronic and electrical equipment to eliminate high density hand wiring, where space is limited and where compact packaging is desirable.

6.2 Acquisition requirements. Acquisition documents must specify the following:

a. Title, number, revision letter (with any amendment number when applicable), and date of this specification.

b. Issue of DoDISS to be cited in the solicitation, and if required, the specific issue of individual documents referenced (see 2.2).

c. Packaging requirements (see 5.1).

d. Appropriate type (see 1.2.1) and flexibility class (see 1.2.2).

e. Title, number, revision letter (with any engineering change proposal or notice of revision number when applicable), and date of the applicable master drawing (see 3.1.1).

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Products List (QPL) No. 50884 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from Defense Supply Center, Columbus, ATTN: DSCC-VQE, P.O. Box 3990, Columbus, Ohio 43216-5000. Application procedures should conform to the guidelines of SD-6, "Provisions Governing Qualification" (see 6.3.3).

6.3.1 Transference of qualification. Manufacturers currently qualified to MIL-P-50884C will have their qualification transferred to this document. The expiration date of their current qualification will not be changed. Qualifications in process (before the date of this document) will be performed to the requirements MIL-P-50884C with Amendment 5. New applications for qualification (after the date of this document) must be performed to the requirements of this revision.)
6.3.2 Retention of qualification. Printed wiring boards verified and certified to MIL-P-50884C (with any amendment) or to any product assurance level contained herein will retain qualification to this document.

6.3.2.1 Discussion. MIL-P-50884C (unamended) certification program was not governed by the policies and procedures of the Defense Standardization Program as defined by DoD 4120.3-M and therefore does not exist within the QPL program of MIL-P-50884C with Amendment 1 and beyond. For additional information concerning this issue, see MIL-P-50884C, paragraph 60.1.

6.3.3 "Provisions Governing Qualification". Copies of SD-6, "Provisions Governing Qualification", may be obtained upon application to Document Automation and Production Services (DAPS), Building 4D (DPM-DODSSP), 700 Robbins Avenue, Philadelphia, PA 19111-5094.

6.4 Terms and definitions.

6.4.1 Design standard. A document that establishes the baseline parameters (default values), standard practices and guidelines for the design of printed wiring boards. Within this document, the term “design standard” is used to describe those documents that contains the design, construction, material, and test coupon requirements and guidelines used to produce panels of flexible printed wiring boards.

6.4.2 Printed wiring board types. The printed wiring board types should be as specified in IPC-2223 or MIL-STD-2118.

6.4.2.1 Type 1. Type 1 flexible printed wiring boards have only one conductive layer (single sided conductor pattern) with cover lay and no plating in the component holes. In addition, the design may contain shields or stiffeners. Type 1 flexible printed wiring boards are usually designed for class B (continuous flex) applications.

6.4.2.2 Type 2. Type 2 flexible printed wiring boards are printed wiring boards with conductor patterns on both sides of the printed board (double sided). In addition, the design of the printed wiring board may require the following: (1) that the holes through the base material be plated through to connect the conductor patterns on both sides together, (2) with or without shields, and (3) with or without stiffeners. Type 2 flexible printed wiring boards are usually designed for class B (continuous flex) applications.

6.4.2.3 Type 3. Type 3 flexible printed wiring boards are multilayered (with 3 or more conductor layers) with plated-through holes. Type 3 printed wiring boards are usually designed for class A (flex to install) applications.

6.4.2.4 Type 4. Type 4 flex-rigid printed wiring boards are multilayered boards containing plated-through holes with rigid sections connected by flexible sections. Type 4 printed wiring boards are usually only designed to be used in class A (flex to install) applications.

6.4.2.5 Type 5. Type 5 printed wiring boards are multilayer bonded rigid and/or flexible printed wiring board combinations without plated-through holes.
6.4.3 Product assurance. The method of complying with the two different levels of this document using either the QPL method (that has been internal to this document since MIL-P-50884C, amendment 1) or the new method QPL/QML (introduced by this revision).

6.4.3.1 QML. A list of manufacturers, by name and plant address, who have met the certification and qualification requirements stated in MIL-PRF-31032. A QML focuses on qualifying an envelope of materials and processes rather than individual products or designs. That envelope is qualified by carefully selecting representative worst case test vehicles or representative samples from production that contain all potential combinations of materials and processes that may be subsequently used during production. A QML is normally appropriate for items of supply that have very rapid technological advancement or a myriad of variations or custom designs that make individual product qualifications impractical or excessively expensive.

6.4.3.2 QPL. A QPL focuses on qualifying individual products or families of products. A QPL will normally be appropriate for items of supply that are stable and will be continually available for extended period of time.

6.4.3.3 QPL/QML. A transitional program that allows a manufacturer that is certified and qualified to the QML program of MIL-PRF-31032 to fabricate, test, and supply products to this revision of this document.

6.5 Compliant printed wiring boards. For a printed wiring board to be compliant with this document, it must be produced by a manufacturer qualified for listing on QPL No. 50884 or reciprocal listing as described in appendix B, and must be obtained from a lot which was subjected to and passed all inspection of product for delivery verifications using the applicable product assurance program.

6.6 Supersession.

6.6.1 Superseded types and classes. Superseded types and classes are listed below:

a. Type A of MIL-P-50884B (the ability to withstand only one solder operation without degradation) was not superseded and therefore does not apply or exist in newer revisions.

b. Type B of MIL-P-50884B (the ability to withstand five solder and unsoldering operation without degradation) was superseded by all printed wiring board types of MIL-P-50884C and beyond.

c. Class 1 of MIL-P-50884B was superseded by types 1, 2 and 5 of MIL-P-50884C and beyond.

d. Class 2 of MIL-P-50884B was superseded by types 3 and 4 of MIL-P-50884C and beyond.

6.6.2 Design, construction and verification. Design, construction, and verification supersession information is included in appendix D of this document.

6.6.3 Reference to superseded specifications. All the requirements of this document can be interchangeable with those documents identified as MIL-P-50884. Therefore, existing documents (master drawings or OEM documents) referencing MIL-P-50884 need not be revised, updated, or changed to make reference to MIL-P-50884 in order for this document to be used.

6.6.4 Diagrams and figures. Most diagrams and figures that were in previous revisions of MIL-P-50884 have been eliminated from this document. See appendix A for guidance concerning diagrams and figures.
6.7 **Design standards.** This document contains requirements and guidelines for the testing of printed wiring boards that were designed to and or make use of test coupons conforming to IPC-2221. See appendix D for additional guidance regarding the verification of panels using different design standards.

6.8 **Subject term (key word) listing.**

- Design standard
- Master drawing
- Qualified Manufacturer List (QML)
- Qualified Product List (QPL)
- Test coupon
- Verification Conformance Inspection

6.9 **Changes from previous issue.** Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.
A.1. SCOPE

A.1.1 Scope. This appendix contains the requirements and procedures for manufacturers using the traditional QPL method of product assurance (qualification and verification inspection) for printed wiring boards covered by this specification. The process for extending and retaining qualification is also herein. This appendix is a mandatory part of this specification for non-QML manufacturers and the information contained herein is intended for compliance only.

A.2. APPLICABLE DOCUMENTS

A.2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirement documents cited in sections 3 and 4 of this specification, whether or not they are listed.

A.2.1.1 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation (see A.6.2).

ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES (IPC)

J-STD-003 - Solderability Tests for Printed Boards.
IPC-2221 - Printed Board Design, Generic Standard for.
IPC-2223 - Flexible Printed Boards, Sectional Design Standard for.
IPC-100042 - Master Drawing for Double Sided Printed Boards.
IPC-100043 - Master Drawing for 10 Layer Multilayer Printed Boards.
IPC-100044 - Master Drawing for 4 Layer Multilayer Printed Boards.
IPC-100101 - Capability Test Board (Single Sided), Master Drawing.
IPC-100102 - Capability Test Board (Double Sided), Master Drawing.
IPC-100103 - Capability Test Board (Ten Layer Multilayer Board without Blind or Buried Vias), Master Drawing.

(Application for copies should be addressed to the Association Connecting Electronics Industries (IPC), 2215 Sanders Road, Suite 200 South, Northbrook, IL 60062-6135.)

NATIONAL CONFERENCE OF STANDARDS LABORATORIES

NCSL Z540 - General Requirements for Calibration Laboratories and Measuring and Test Equipment.

(Application for copies should be addressed to the National Conference of Standards Laboratories, 1800 30th Street, Suite 305B, Boulder, CO 80301-1032.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)
A.2.2 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

A.3.1 General. The performance requirements contained in this section, although sometimes determined by examination of sampled printed wiring boards or test coupons, apply to all deliverable printed wiring boards.

A.3.1.1 Master drawing (see A.6.2.1d). Printed wiring boards delivered under this specification shall be of the material, design, and construction specified on the applicable master drawing. For the purposes of this appendix, when the term “specified” is used without additional reference to a specific location or document, the intended reference shall be to the applicable master drawing. If individual design details are not specified on the applicable master drawing, then the baseline design parameters shall be as detailed in the design standard that was used to design the printed wiring board (see A.3.3).

A.3.2 Qualification. Printed wiring boards furnished under this specification shall be products that are authorized by the qualifying activity for listing on the applicable QPL at the time of award of contract (see A.4.5 and A.6.3). In addition, the manufacturer shall certify that the product assurance requirements of A.4.5.5.2 have been met and are being maintained.

A.3.3 Design (see A.6.2.1e). Printed wiring boards shall be of the design as specified. Unless otherwise specified (see A.3.1.1), if individual design details are not specified on the applicable master drawing, then the baseline design parameters to be use for acceptability of finished product requirements shall be as detailed in the design standard that was used to design the printed wiring board. If no design standard is specified on the master drawing or the appropriate design standard cannot be determined, then the default design shall be performance class 3 of IPC-2221 and IPC-2223.

A.3.3.2 Test coupons. Test coupon design, quantity, placement, and usage shall be in accordance with IPC-2221 and IPC-2223. NOTE: Test coupons shall be as specified in the applicable design standard and shall reflect worst case design conditions of the printed board(s) they represent.

A.3.4 Material. The printed wiring boards shall be constructed of material as specified (see A.3.1.1). When a definite material is not specified (see A.3.1.1), a material shall be used that will enable the printed wiring board to meet the performance requirements of this specification. Acceptance or approval of any material shall not be construed as a guaranty of the acceptance of the finished printed wiring board.

A.3.5 Visual and dimensional requirements. The finished printed wiring board shall meet the dimensional (such as cutouts, overall thickness, periphery, etc.) requirements specified (see A.3.1.1) and in A.3.5.1 through A.3.5.9. IPC-A-600 contains figures and illustrations that can be useful in visualizing the accept/reject requirements listed below.
A.3.5.1 Base materials (flexible and rigid).

A.3.5.1.1 Edges of flexible sections. Defects such as burrs, nicks, tears, or delamination, along the trimmed edges of flexible sections of printed wiring boards shall be acceptable provided the penetration does not reduce the edge spacing by more than 50 percent of the edge spacing specified (see A.3.1.1). Discoloration or resin recession along the trimmed edges of the flexible sections following the surface solderability test is acceptable providing the discoloration or resin recession dimension does not exceed the thickness of the adhesive material in the bonding area (when applicable) or reduce the edge spacing below the requirements of the master drawing.

A.3.5.1.2 Edges of rigid sections (types 4 and 5). Defects such as burrs, nicks, and haloing along the edges of rigid sections of printed wiring boards shall be acceptable provided the penetration does not reduce the edge spacing by more than .10 inch (0.25 mm) or 50 percent of the edge spacing specified (see A.3.1.1), whichever is less.

A.3.5.1.3 Surface imperfections. Surface imperfections (such as scratches, pits, dents, and weave texture) shall be acceptable providing the imperfection meets the following:

a. The base material reinforcement material (woven or non-woven fiber) is not cut, disturbed, or exposed.

b. The imperfection does not bridge between conductors (weave texture may bridge conductors).

c. The dielectric spacing between the imperfection and conductors does not reduce conductor spacing below the specified minimum requirements (see A.3.1.1).

A.3.5.1.4 Subsurface imperfections. Subsurface imperfections (such as blistering, haloing, and delamination) shall be acceptable providing the imperfection meets the following:

a. The imperfection is translucent.

b. The imperfection does not bridge more than 25 percent of the distance between conductors or plated-through holes. No more than two percent of the printed wiring board area on each side shall be affected.

c. The imperfection does not reduce conductor spacing between adjacent conductors below the minimum requirements specified (see A.3.1.1).

d. The imperfection does not propagate as a result of testing (such as rework simulation, thermal stress, or thermal shock).

A.3.5.1.4.1 Foreign inclusions. Foreign inclusions shall be permitted when they meet the following:

a. The inclusion is trapped within the flexible portion of the printed board.

b. The inclusion is located at least .010 inch (0.25 mm) from the nearest conductor.

c. The inclusion does not reduce the spacing between conductors below the minimum conductor spacing specified (see A.3.1.1).

d. The inclusions longest dimension is no greater than .032 inch (0.81 mm) in circuitry areas. Inclusions in non-circuitry areas have no maximum dimension requirement.
A.3.5.1.4.2 **Subsurface spots.** Subsurface spots shall be permitted when they meet any of the following:

a. The spots are translucent.

b. The spots are known to be weave texture other than delamination or disbonding.

c. The spots are isolated white spots that are at least .010 inch (0.25 mm) from the nearest conductor or that do not propagate as a result of any soldering operation (gelation particles are acceptable regardless of location).

A.3.5.1.4.3 **Adhesive voids (for metal clad flexible base materials only).** Adhesive voids that are no greater than .020 inch (0.51 mm) or 25 percent of spacing shall be acceptable.

A.3.5.2 **Conductor pattern.**

A.3.5.2.1 **Annular ring, external.** The minimum external annular ring shall be as specified (see A.3.1.1). If not specified, the minimum external annular ring shall be .002 inch (0.051 mm) for plated through holes and .006 inch (0.152 mm) for unsupported holes. Unless otherwise specified, the external annular ring may have, in isolated areas, a 20 percent reduction of the minimum external annular ring specified (see A.3.1.1), due to defects such as pits, dents, nicks, pinholes and extruded adhesive onto the land. Unless otherwise specified, plated holes identified as vias can have a maximum of 90 degrees of hole breakout if the breakout does not occur at the conductor to land intersection.

A.3.5.2.2 **Conductor spacing.** The conductor spacing shall be as specified (see A.3.1.1). The minimum edge spacing (the spacing between the edge of the printed wiring board and conductors) shall be as specified (see A.3.1.1).

A.3.5.2.3 **Conductor width.** The conductor width(s) shall be as specified (see A.3.1.1).

A.3.5.2.3.1 **Conductor pattern imperfections.** The conductor pattern shall contain no cracks, splits or tears. Unless otherwise specified (see A.3.1.1), any combination of edge roughness, nicks, pinholes, cuts or scratches exposing the base material shall not reduce each conductor width more than 20 percent of its minimum specified width. There shall be no occurrence of the 20 percent reductions greater than .50 inch (12.70 mm) or 10 percent of a conductor length, whichever is less.

A.3.5.2.4 **Conductor finish coverage.** The conductor finish plating or coating shall completely cover the basis metal of the conductive pattern. Complete conductor coverage by solder does not apply to the vertical conductor edges. There shall be no evidence of any lifting or separation of conductor finish plating or coating from the surface of the conductive pattern. There shall be no whiskers of solder or plating on the surface of the conductive pattern. For designs using solder resist over bare conductors, it shall be acceptable to have up to .010 inch (0.25 mm) of exposed base metal at the interface between the solder resist and the basis metal conductor finish. For design requiring unfused tin-lead plating as a final conductor finish coverage, the thickness shall be as specified (see A.3.1.1 and A.3.3).

A.3.5.3 **Cover lay.**

A.3.5.3.1 **Access hole registration.** The cover lay registration shall be such that the size or diameter of the access hole shall not reduce the component land area or minimum annular ring below the limits specified (see A.3.5.2.1). In addition, access hole misregistration shall not expose adjacent isolated lands or conductors.
A.3.5.3.2  **Delamination.** There shall be no cover lay delamination along the outer edges of the cover lay (see A.3.5.1.1). Cover lay delamination shall be acceptable providing the following conditions are met:

a. At random locations away from conductors if each delamination is no larger than .01 square inch (6.45 square mm) and is not within .040 inch (1.0 mm) of the printed wiring board edge or access hole edge. The total number of the above delaminations shall not exceed three in any 1 square inch (645 square mm) of cover lay surface area.

b. Along conductor edges, the total delamination does not exceed either .02 inch (0.51 mm) in width or 20 percent of the spacing between adjacent conductors, whichever is smaller.

A.3.5.3.3  **Wrinkles or creases.** Wrinkles or creases in the cover lay shall be acceptable provided the requirements of A.3.5.3.2 are met.

A.3.5.3.3.1  **Class B only.** After exposure to the flexibility endurance test (see A.3.7.4.3 and A.4.8.4.3), there shall be no propagation of any cover lay separation or delamination in the continuous flex area for class B designs.

A.3.5.4  **Hole pattern accuracy.** The accuracy of the hole pattern (size and location) on the printed wiring board shall be as specified (see A.3.1.1).

A.3.5.5  **Lifted lands.** There shall be no lifted lands on the deliverable printed wiring board.

A.3.5.6  **Registration, external (method I).** Misregistration shall not reduce the minimum external annular ring below its specified limits (see A.3.1.1).

A.3.5.7  **Solder resist (when applicable).** Unless otherwise specified, the solder resist conditions below shall apply.

A.3.5.7.1  **Coverage.** Solder resist coverage imperfections (such as blisters, skips, and voids) shall be acceptable providing the imperfection meets all of the following:

a. The solder resist imperfection shall not expose two adjacent conductors whose spacing is less than the electrical spacing required for the voltage range and environmental condition specified in the applicable design standard.

b. In areas containing parallel conductors, the solder resist imperfection shall not expose two isolated conductors whose spacing is less than 0.5 mm (.020 inch) unless one of the conductors is a test point or other feature area which is purposely left uncoated for subsequent operations.

c. The exposed conductor shall not be bare copper.

d. The solder resist imperfection does not expose tented via holes.

A.3.5.7.2  **Discoloration.** Discoloration of metallic surfaces under the cured solder resist is acceptable.
Appendix A

A.3.5.7.3 Registration. The solder resist shall be registered to the land or terminal patterns in such a manner as to meet the requirements specified (see A.3.1.1). If no requirements are specified, the following apply:

a. Unless otherwise specified, solder resist shall not encroach onto surface mount lands.

b. Solder resist misregistration onto plated-through component hole lands (plated-through holes to which solder connections are to be made) shall not reduce the external annular ring below the specified minimum requirements.

c. Solder resist shall not encroach into plated-through hole barrels or onto other surface features (such as connector fingers or lands of unplated holes) to which solder connections will be made.

d. Solder resist is permitted in plated-through vias or holes in which no lead is to be soldered.

e. Test points which are intended for assembly testing shall be free of solder resist unless a partial coverage allowance is specified.

A.3.5.7.4 Thickness. The solder resist thickness shall be as specified (see A.3.1.1).

A.3.5.8 Stiffener. Complete bonding of the stiffener to the flexible portion of the printed wiring board is not required (see A.6.9).

A.3.5.8.1 Stiffener access hole registration. Stiffener access hole registration shall be such that the size or diameter of the access hole shall not reduce the component land area or minimum annular ring below the limits specified (see A.3.5.2.1).

A.3.5.9 Wicking. Wicking of plating or solder extending .010 inch (0.25 mm) into the base material shall be acceptable provided it does not reduce the conductor spacing below the minimum clearance spacing requirements specified (see A.3.1.1).

A.3.6 Plated-through hole requirements. When examined by microsection, the test specimen shall meet the requirements of A.3.6.1 through A.3.6.14. IPC-A-600 contains figures and illustrations that can aid in the visualization of the accept/reject conditions of microsectioned test specimens.

A.3.6.1 Annular ring, internal. The minimum annular ring for functional internal lands on types 3 and 4 printed wiring boards shall be as specified (see A.3.1.1). If not specified on the master drawing, the minimum internal annular ring shall not be less than .002 inch (0.051 mm).

A.3.6.2 Conductor thickness. The conductor thickness shall be as specified (see A.3.1.1). When a copper foil weight requirement is specified, a reduction in thickness up to 10 percent below the minimum allowable foil thickness specified by the applicable material specification shall be considered acceptable in order to accommodate a processing allowance for cleaning either by chemical or mechanical means.

A.3.6.3 Dielectric layer thickness. The minimum dielectric thickness separating the conductor layers of the printed wiring boards shall be as specified (see A.3.1.1). If not specified on the master drawing, the minimum dielectric spacing for rigid base materials shall be .0035 inch (0.089 mm) and for flexible base materials .0015 inch (0.038 mm).
A.3.6.3.1 **Thermal planes.** The minimum lateral spacing between adjacent conductive surfaces (nonfunctional pads) or plated-through hole and the thermal plane shall be as specified (see A.3.1.1). Radial cracks, wicking or voids in the hole-fill insulation material shall not reduce by 75 percent the specified lateral spacing between adjacent conductive surfaces.

A.3.6.3.2 **Cover lay thickness.** Unless otherwise specified (see A.3.1.1), the thickness of the cover lay shall not be measured.

A.3.6.4 **Delamination.** Printed wiring boards shall have no delaminations in excess of that allowed in A.3.5.1.4.

A.3.6.5 **Etchback or smear removal.**

A.3.6.5.1 **Etchback (when specified, see A.3.1.1).** When specified (see A.3.1.1), printed wiring boards shall be etched back for the lateral removal of resin and reinforcement material (woven glass or other media) from the internal conductors prior to plating. The etchback shall be effective on at least the top or bottom (horizontal) surface of each internal conductor. Negative etchback is not acceptable when etchback is specified (see A.3.1.1).

A.3.6.5.1.1 **Etchback limits.** Unless otherwise specified (see A.3.1.1), etchback shall not exceed .003 inch (0.08 mm) or be less than .0001 inch (0.0025 mm) with .0005 inch (.013 mm) being a preferred depth when measured at the internal copper contact area protrusion.

A.3.6.5.2 **Smear removal (hole cleaning).** When etchback is not specified (see A.3.1.1), the vertical faces of the internal conductors of the plated-through hole shall be cleaned to be free of resin smear. Lateral removal of base material from the hole wall shall not exceed .001 inch (0.03 mm). When etchback is not specified (see A.3.1.1), a negative etchback of .0005 inch (0.013 mm) maximum shall be acceptable.

A.3.6.6 **Base material voids.**

A.3.6.6.1 **As received condition of rigid base materials.** Laminate voids with the longest dimension of .003 inch (0.08 mm) or less shall be acceptable.

A.3.6.6.2 **After rework simulation, thermal shock or thermal stress testing (see figure 1).** Laminate voids are not evaluated in zone A. Laminate voids in zone B with the longest dimension of .003 inch (0.08 mm) or less shall be acceptable provided the conductor spacing is not reduced below the minimum dielectric spacing requirements, laterally or vertically, as specified (see A.3.1.1).

A.3.6.6.3 **Adhesive voids (for metal clad flexible base materials only).** Adhesive voids that are no greater than .020 inch (0.51 mm) shall be acceptable. Multiple adhesive voids in the same plane between adjacent plated holes shall not have a combined length which exceeds .003 inch (0.08 mm).
NOTES:
1. Dimensions are in inches.
2. Metric equivalents are given for general information only.
3. Typically beyond land edge most radially extended.
4. Void at intersection of zone A and zone B. Laminate voids greater than .003 (0.08 mm) that extend into zone B are rejectable.
5. Laminate voids are not evaluated in zone A. Laminate voids greater than .003 (0.08 mm) that extend into zone B are rejectable.

FIGURE 1. Typical plated-through hole cross section after thermal stress or rework simulation.
A.3.6.7 Lifted lands.

A.3.6.7.1 As received condition. There shall be no lifted lands on the as received specimen. When inspected in accordance with A.4.8.2 and lifted lands are present, the lot shall be 100 percent visually inspected in accordance with A.4.8.1 for separation of the lands from the base material.

A.3.6.7.2 After rework simulation, thermal stress or thermal shock testing. After undergoing rework simulation, thermal stress or thermal shock testing (see A.3.7.4.6, A.3.7.4.10, and A.3.7.6.2), the maximum allowed distance from the base material surface to the bottom of the edge of the land or pad shall be no greater than the total land thickness. The total land thickness is equal to the combined thickness of the metal foil and copper plating on that land.

A.3.6.8 Plating and coating properties.

A.3.6.8.1 Conductor finish thickness (when applicable). Unless otherwise specified on the master drawing (see A.3.1.1), the conductor finish plating or coating thickness shall be as specified in Table I. (Also see A.3.5.2.4).

<table>
<thead>
<tr>
<th>Material (when applicable)</th>
<th>Thickness</th>
</tr>
</thead>
<tbody>
<tr>
<td>Copper (in holes, blind vias, surface)</td>
<td>.001 (0.025 mm)</td>
</tr>
<tr>
<td>Copper (buried vias)</td>
<td>.0006 (0.015 mm)</td>
</tr>
<tr>
<td>Gold (for edge board connectors and areas not to be soldered) (Minimum)</td>
<td>.000003 (0.0008 mm)</td>
</tr>
<tr>
<td>Gold (on areas to be soldered) (Maximum)</td>
<td>.000006 (0.00015 mm)</td>
</tr>
<tr>
<td>Gold (on areas to be wire bonded, ultrasonic) (Minimum)</td>
<td>.000006 (0.00015 mm)</td>
</tr>
<tr>
<td>Gold (on areas to be wire bonded, thermosonic) (Minimum)</td>
<td>.000003 (0.0008 mm)</td>
</tr>
<tr>
<td>Immersion gold</td>
<td>.000003 to .000009 (0.0008 to 0.00023 mm)</td>
</tr>
<tr>
<td>Nickel (for edgeboard connectors) (Minimum)</td>
<td>.0001 (0.0025 mm)</td>
</tr>
<tr>
<td>Nickel (barrier to prevent formation of copper-tin compounds) (Minimum)</td>
<td>.0002 (0.005 mm)</td>
</tr>
<tr>
<td>Nickel, electroless</td>
<td>.0001 to .0002 (0.0025 to 0.005 mm)</td>
</tr>
<tr>
<td>Organic Solderability Preservative</td>
<td>Solderable</td>
</tr>
<tr>
<td>Tin-lead, fused or solder coat</td>
<td>Coverage and solderable</td>
</tr>
<tr>
<td>Tin-lead, unfused</td>
<td>.0003 (0.008 mm)</td>
</tr>
<tr>
<td>Solder coat over base copper</td>
<td>Coverage and solderable</td>
</tr>
</tbody>
</table>

A.3.6.8.2 Copper plating thickness (when applicable). Copper plating thickness (on the surface, in plated-through holes or blind/buried vias) shall be as specified (see A.3.1.1). Unless otherwise specified (see A.3.1.1), a 20 percent reduction of the specified copper plating thickness shall be acceptable. Any 20 percent thickness reduction shall be non-continuous (isolated; not more than 10 percent of the composite board thickness). Any copper plating less than 80 percent of the specified thickness shall be treated as a void.
A.3.6.8.2.1 Copper plating voids. The copper plating in the plated-through holes shall not exhibit any void in excess of the following:

a. There shall be no more than one plating void per panel, regardless of length or size.
b. There shall be no plating void in excess of 5 percent of the total printed wiring board thickness.
c. There shall be no plating voids evident at the interface of an internal conductive layer and plated hole wall.

A.3.6.8.2.2 Plating separations (see A.6.4.3). Except for along the vertical edge of the external copper foil, there shall be no separations or contamination between the hole wall conductive interfaces. Conductive interface separations along the vertical edge of the external copper foil shall be acceptable.

A.3.6.9 Hole wall deficiencies. Nodules, plating folds, or plated glass fibers that project into the copper plating shall be acceptable provided that the hole diameter and the hole wall copper thickness are not reduced below their specified limits (see A.3.1.1).

A.3.6.10 Metallic cracks. There shall be no cracks in the internal layer conductive foils, platings, or coatings. Cracks in outer layer metal foil shall be acceptable if they do not propagate into the plated copper. Cracks shall not be acceptable in the copper plating.

A.3.6.11 Nail-heading. Nail-heading of conductors shall not exceed 1.5 times the copper foil thickness.

A.3.6.12 Resin recession.

A.3.6.12.1 As received condition. Resin recession at the outer surface of the plated-through hole barrel wall shall be permitted provided the maximum depth as measured from the barrel wall does not exceed .003 inch (0.08 mm) and the resin recession on any side of the plated-through hole does not exceed 40 percent of the cumulative base material thickness (sum of the dielectric layer thickness being evaluated) on the side of the plated-through hole being evaluated.

A.3.6.12.2 After rework simulation, thermal shock or thermal stress testing. Resin recession at the outer surface of the plated-through hole barrel shall be permitted and is not cause for rejection.

A.3.6.13 Wicking. Wicking of copper plating extending .003 inch (0.08 mm) into the base material shall be acceptable provided it does not reduce the conductor spacing below the minimum clearance spacing requirements specified (see A.3.1.1).

A.3.6.14 Undercutting. Undercutting at each edge of the conductors shall not exceed the total thickness of the copper foil and plated copper.
A.3.7 Inspection requirements. The detailed requirements contained in this section, although determined by examination of sample printed wiring boards or test coupons, apply to all deliverable printed wiring boards.

A.3.7.1 Acceptability (of printed wiring boards). When examined as specified in A.4.8.1, the printed wiring boards shall be in accordance with the acceptance requirements specified in A.3.1.1 (master drawing), A.3.4 (material), A.3.5 (visual and dimensional), A.3.8 (marking), A.3.10 (repair) and A.3.11 (workmanship), as applicable.

A.3.7.2 Acceptability (of microsectioned test specimens). When printed wiring board test specimens (finished printed wiring boards, supporting test coupons, or qualification test specimens) are microsectioned and examined as specified in A.4.8.2, the requirements specified in A.3.6 shall be met.

A.3.7.2.1 As received. After meeting the requirements of A.3.8 and A.3.11 when inspected in accordance with A.4.8.1, the as received printed wiring board test specimen shall be microsectioned and inspected in accordance with A.4.8.2 and shall meet the requirements of A.3.6.

A.3.7.2.2 Registration, internal.

A.3.7.2.2.1 By microsection (method II). Unless otherwise specified (see A.3.1.1), when inspected as specified in A.4.8.2.2, the layer-to-layer pattern misregistration shall not reduce the minimum annular ring below its specified (see A.3.1.1) limits.

A.3.7.2.2.2 Optional internal registration by registration test coupons. Registration test coupons may have been designed into the printed wiring board by the design activity, or may be added to the panel by the manufacturer to enhance testability (see A.4.8.2.2.2 and appendix D). To be usable for acceptance purposes, registration test coupons must relate the actual grid location of each circuitry layer to all other circuitry layers and to the hole pattern accuracy required (see A.3.5.4) in each printed wiring board.

A.3.7.3 Chemical requirements.

A.3.7.3.1 Cleanliness. When printed wiring boards are tested in accordance with A.4.8.3.1, the levels of cleanliness shall be in accordance with the requirements of A.3.7.3.1.1 or A.3.7.3.1.2, as applicable.

A.3.7.3.1.1 Prior to the application of solder resist (see A.6.5). Unless otherwise specified, prior to the application of solder resist, the level of ionic contamination shall not exceed 10.06 micrograms/square inch (1.56 micrograms/square centimeter). The sodium chloride salt equivalent ionic contamination test equipment specified in A.6.5.2 may be used in lieu of the method specified in A.4.8.3.1.1. When printed wiring boards are tested using the sodium chloride salt equivalent ionic contamination test equipment specified in A.6.5.2, the final value shall be less than equivalents of sodium chloride specified in table VI for the printed wiring board surface area tested.

A.3.7.3.1.2 Completed printed wiring boards (when specified, see A.3.1.1 and A.6.2.2.g). The levels of cleanliness for completed printed wiring boards shall be as specified.

A.3.7.3.2 Resistance to solvents (marking inks or paints). After marking is tested in accordance with A.4.8.3.2, any specified markings which are missing in whole or in part, faded, smeared, or shifted (dislodged) to the extent that they cannot be readily identified shall constitute failure.
A.3.7.4 Physical requirements.

A.3.7.4.1 Bow and twist (stiffener sections). When tested as specified in A.4.8.4.1, the maximum allowable bow and twist for rigid or stiffener sections of the printed wiring board shall be 0.75 percent for designs that use surface mount components and 1.5 percent for all other designs, unless otherwise specified (see A.3.1.1).

A.3.7.4.2 Conductor edge outgrowth.

A.3.7.4.2.1 Solder covered conductors. When the printed wiring board test specimen is examined as specified in A.4.8.1, there shall be no outgrowth of the solder coating on the conductor edges.

A.3.7.4.2.2 Conductors covered with metals other than solder. After undergoing the test as specified in A.4.8.4.2, the printed wiring board test specimen shall be examined as specified in A.4.8.1 and the maximum permissible outgrowth on conductors shall be .001 inch (0.03 mm).

A.3.7.4.3 Flexibility endurance (class B only). When tested as specified in A.4.8.4.3, printed wiring board test specimen shall be capable of withstanding the specified conditions of A.3.7.4.3.1 or A.3.7.4.3.2, as applicable, without any evidence of damage, degradation or rejectable delamination. After the test, the requirements specified in A.3.5.3.2.1, A.3.7.5.1 and A.3.7.5.2 shall be met.

A.3.7.4.3.1 Qualification and periodic testing. Printed wiring board test specimen shall be capable of withstanding 100,000 cycles without any evidence of damage, degradation or rejectable delamination. The following details and exceptions shall apply:

a. The test specimens shall be in accordance with table I or V, as applicable.

b. Number of test specimens to be tested: One.

c. Number of flex cycles: 100,000 cycles.

d. Mandrel size (when applicable): The mandrel size for types 1 and 2 shall be twelve times the sum of the total ply thickness reduced to the nearest .125 inch (3.18 mm). The mandrel size for types 3, 4, and 5 shall be twenty-four times the sum of the total ply thickness reduced to the nearest .125 inch (3.18 mm). The mandrel shall not be less than .125 inch (3.18 mm).

A.3.7.4.3.2 User specified (see A.3.1.1 and A.6.2.2). The number of flexing cycles, flexing rate, and points of application of the flexing, travel of loop (if other than one inch (25.4 mm) minimum), and diameter of mandrel (when applicable) shall be specified on the master drawing. If no parameters are specified on the master drawing, use the qualification and lot acceptance test default values of A.3.7.4.3.1.
A.3.7.4.4 Folding flexibility (class A only). When tested as specified in A.4.8.4.4, printed wiring board test specimen shall be capable of withstanding the specified conditions of A.3.7.4.4.1 or A.3.7.4.4.2, as applicable, without any evidence of damage, degradation or rejectable delamination. After the test, the electrical requirements specified in A.3.7.5.1 and A.3.7.5.2 shall be met.

A.3.7.4.4.1 Qualification and periodic testing. The number of fold cycles shall be 25 cycles in both directions; center of the test specimen orthogonal to the longest length.

A.3.7.4.4.2 User specified (see 3.1.1 and 6.2). The folding flexibility test parameters shall be as specified on the master drawing. The minimum parameters specified on the master drawing shall be as follows:

a. Direction of bend.
b. Degree of bend.
c. Number of fold cycles.
d. Diameter of mandrel.
e. Points of application.

A.3.7.4.5 Plating adhesion. When tested as specified in A.4.8.4.5, there shall be no plating particles or conductor patterns removed from the printed wiring board test specimen except for outgrowth.

A.3.7.4.6 Rework simulation. Rework simulation is not applicable for printed wiring board designs that do not use any plated through-holes for component attachment.

A.3.7.4.6.1 Types 1 and 5 with unsupported holes (bond strength). After undergoing the test specified in 4.8.4.6.1, the unsupported land shall withstand 5 pounds (2.27 Kg) pull or 500 lb/in (3.4 MPa), whichever is less.

A.3.7.4.6.2 Types 2, 3 and 4 with plated-through holes. After undergoing the test specified in A.4.8.4.6.2, the type 2, 3 or 4 printed wiring board test specimens shall meet the following requirements:

a. External visual and dimensional inspection: When inspected as specified in A.4.8.1, there shall be no evidence of blistering or delamination in excess of that allowed in A.3.5.

b. Internal visual and dimensional inspection: The printed wiring board test specimen is microsectioned and inspected in accordance with A.4.8.2, the requirements specified in A.3.6 through A.3.6.14 shall be met.
A.3.7.4.7 Solderability. Solderability testing is applicable only on printed wiring board designs that require soldering during circuit card assembly processes. Printed wiring board designs that use compliant pin technology only for component attachment do not require solderability testing. Printed wiring board designs that use surface mount components only shall be tested for surface solderability as specified in A.3.7.4.7.2.

A.3.7.4.7.1 Hole (plated through hole) solderability. After undergoing the test specified in A.4.8.4.7.1, the printed wiring board test specimen shall conform to the accept/reject criterion (good wetting, pinholes, dewetting, non-wetting, etc.) specified in J-STD-003 class 3 or appendix E, as applicable.

A.3.7.4.7.2 Surface (or surface mount land) solderability. After undergoing the test specified in A.4.8.4.7.2, the printed wiring board test specimen shall conform to the accept/reject criterion (good wetting, pinholes, dewetting, non-wetting, etc.) specified in J-STD-003 class 3 or appendix E, as applicable.

A.3.7.4.8 Solder resist cure and adhesion. When tested as specified in A.4.8.4.8, the cured solder resist coating shall not exhibit tackiness, blistering, or delamination and the maximum percentage of cured solder resist lifted from the surface of the base material, conductors, and lands of the coated printed wiring board test specimen shall be in accordance with the following:

a. Bare copper or base material: Maximum percentage of lifting 0 percent.

b. Gold or nickel plating: Maximum percentage of lifting 5 percent.

c. Tin-lead plating or solder coating: Maximum percentage of lifting 10 percent.

A.3.7.4.9 Surface peel strength (types 3 and 4 foil laminated printed wiring boards). After undergoing the test specified in A.4.8.4.9, the surface conductor shall withstand a minimum peel strength greater than or equal to the "after thermal stress" values for the corresponding copper foil type, profile and weight specified by the base material specification. This requirement is only applicable to foil laminated types 3 and 4 printed wiring boards that have surface conductors or surface mount lands. Printed wiring boards with no external circuitry (external terminal land or pads only) do not require peel strength testing.

A.3.7.4.10 Thermal stress.

A.3.7.4.10.1 Types 1 and 5. After undergoing the test specified in A.4.8.4.10, the printed wiring board test specimen shall be inspected in accordance with A.4.8.1 and shall not exhibit any cracking or separation of plating and conductors, blistering or delamination shall not exceed the limits allowed in A.3.5.1.3 and lands shall not lift in excess of that allowed in A.3.5.5.

A.3.7.4.10.2 Types 2, 3 and 4. After undergoing the test specified in A.4.8.4.10, the printed wiring board test specimen shall be examined in accordance with A.4.8.1 and shall exhibit no blistering or delamination in excess of that allowed in A.3.5.1.3. After meeting the visual and dimensional requirements of A.3.5, the printed wiring board test specimen shall be microsectioned and inspected in accordance with A.4.8.2 and shall meet the requirements of A.3.6 through A.3.6.14.
A.3.7.5 Electrical requirements.

A.3.7.5.1 Continuity. The circuit continuity test shall be in accordance with A.4.8.5.1. For qualification inspection there shall be no open circuits whose resistance exceeds 5 ohms. For production testing, there shall be no open circuit whose resistance exceeds 10 ohms. For referee purposes, 0.5 ohm maximum per inch of circuit length shall apply.

A.3.7.5.2 Circuit shorts. When tested as specified in A.4.8.5.2, the resistance between mutually isolated conductors shall be greater than 2 megohms.

A.3.7.5.3 Dielectric withstanding voltage. When inspected as specified in A.4.8.5.3, there shall be no flashover, sparkover, or breakdown.

A.3.7.5.4 Heat sinking planes. When metal core printed wiring boards are inspected as specified in A.4.8.5.2, the dielectric material used to insulate the heat-sinking plane from circuitry and plated through holes shall provide an insulation resistance greater than 2 megohms. There shall be no flashover, sparkover, or dielectric breakdown.

A.3.7.6 Environmental requirements.

A.3.7.6.1 Moisture and insulation resistance. When tested as specified in A.4.8.6.1, the printed wiring board test specimen shall have a minimum of 500 megohms of resistance between conductors. After the test, the specimen shall be inspected in accordance with A.4.8.1 and the specimen shall not exhibit blistering, measling, or delamination in excess of that allowed in A.3.5.1.3.

A.3.7.6.2 Thermal shock. While undergoing the test specified in A.4.8.6.2, a resistance change of 10 percent or more between the first and last high temperature measurements shall be considered a reject. After the test, the printed wiring board test specimens shall meet the following requirements:

a. External visual and dimensional inspection (all types): When inspected as specified in A.4.8.1, there shall be no evidence of plating cracks, blistering, or delamination in excess of that allowed in A.3.5.1.3.

b. Internal visual and dimensional inspection (types 3 and 4): When the printed wiring board test specimen is microsectioned and inspected in accordance with 4.8.2, the requirements specified in A.3.6 shall be met.

A.3.8 Marking. Unless otherwise specified (see A.6.2), each production printed wiring board, each qualification test specimen, and each set of quality conformance test circuit strips (as opposed to each individual test coupon) shall be marked as specified (see A.3.1.1) and herein. As a minimum, each production printed wiring board, qualification test specimen, or quality conformance test circuit strip shall reference the printed wiring board manufacturers’ CAGE (Commercial and Government Entity), lot date, and printed wiring board traceability code. The marking shall be produced by the same process used in producing the conductive pattern; or by the use of a nonconductive, fungistatic ink or paint applied to the printed wiring board or to a label which is applied to the printed wiring board; or by mechanical pencil marking on a metallic area provided for marking purposes may also be used. All marking shall be able to withstand solder fluxes, cleaning solutions, and molten solder encountered in the manufacture of printed wiring boards, shall remain legible after all tests, and in no manner affect printed wiring board performance.
A.3.9 **Traceability.** Unless otherwise specified, traceability shall be available for review by the qualifying or contracting activity for a minimum of 3 years after delivery of the printed wiring boards.

A.3.9.1 **Quality conformance test circuitry and test coupons.** Each quality conformance test circuitry (QCTC) shall be identifiable with those corresponding production printed wiring boards produced on the same panel that also produced the QCTC. All individual test coupons separated from its QCTC or qualification test specimen shall have its traceability maintained back to the QCTC or qualification test specimen from which the test coupons were separated.

A.3.9.2 **Printed board materials.** Traceability shall be such that for each printed wiring board, all printed board materials specified or used shall be traceable to a material production lot, inspection lot, or other specified grouping.

A.3.10 **Repair.** When inspected in accordance with A.4.8.1, printed wiring boards shall not reveal any evidence of repair.

A.3.11 **Workmanship.** Printed wiring boards shall be processed in such a manner as to be uniform in quality and shall be free of defects in excess of those allowed in this appendix that could affect life or serviceability.

A.4 **VERIFICATION**

A.4.1 **Classification of inspections.** The inspections requirements specified herein are classified as follows:

a. Qualification inspection (see A.4.5).

b. Inspection of product for delivery (see A.4.6).

c. Periodic conformance inspection (see A.4.7).

A.4.2 **Test and measuring equipment.** Measuring and test equipment of sufficient accuracy, quality, and quantity to permit performance of the required inspection shall be established and maintained by the manufacturer. The establishment and maintenance of a calibration system to control the accuracy of the measuring and test equipment shall be in accordance with NCSL Z540, or equivalent.

A.4.3 **Inspection conditions.** Unless otherwise specified in the applicable test method or procedure, inspections and tests may be performed at ambient conditions.

A.4.4 **Printed wiring board performance verification.** Printed wiring board performance verification shall consist of inspections on the production printed wiring boards and the QCTC or test coupons referenced in tables herein for in-process, groups A, B, and C inspections. Selection of test coupons for testing shall be in accordance with the applicable inspection table. Each production printed wiring board or panel of printed wiring boards shall include sufficient test coupons to complete the applicable verification requirements specified. The design of test coupons shall be as specified on the applicable master drawing (see A.3.1.1). The minimum number of test coupons on the production panel and the requirements for positioning the test coupons on the panel shall be in accordance with the requirements of the applicable design standard (see A.3.1.1 and appendix D).
A.4.5 Qualification inspection (see A.6.3).

A.4.5.1 Qualification eligibility. The fabrication of the qualification test vehicles may begin before authorization to test is granted, however before the start of qualification testing, the manufacturer must receive authorization from the qualifying activity.

A.4.5.2 Samples.

A.4.5.2.1 Qualification test specimens. Qualification test specimens shall conform to the following for the type of printed wiring boards for which qualification is sought:

a. Type 1: The qualification test specimens for type 1 shall meet the requirements specified in master drawing IPC-100041 or IPC-100101.

b. Type 2: The qualification test specimens for type 2 shall meet the requirements specified in master drawing IPC-100042 or IPC-100102.

c. Types 3 and 4: The qualification test specimens for types 3 and 4 shall meet the requirements specified in master drawing IPC-100043 or IPC-100103.

d. Type 5: The qualification test specimens for type 5 shall meet the requirements specified in master drawing IPC-100044.

e. Class B: When qualifying for types 3 or 4 (normally class A), one type 1 or type 2 qualification test specimen shall also be submitted at the same time.

If design defaults are not listed on the qualification master drawing, then use the values contained in IPC-2221.

A.4.5.2.1.1 Modifications to qualification test specimens. All portions of zones A, B, C (except for test coupon E-5), and D of the test pattern are now required for qualification testing. Requests for the modification of the qualification test specimens shall be made prior to, or at the time of, the request for qualification testing.

A.4.5.2.2 Sample size. A sample of at least four qualification test specimens shall be produced by the manufacturer. Unless otherwise specified on the qualifying activity approved authorization, the qualification test specimens shall be serialized.

A.4.5.3 Inspection routines. Qualification inspection shall consist of the tests and inspections specified below. The following details shall apply:

a. Two qualification test specimens shall be tested by the manufacturer in accordance with A.4.5.3.1. These two qualification test specimens that passed the tests specified in A.4.5.3.1 shall then be destructively tested at a certified suitable laboratory in accordance with A.4.5.3.2.

b. The two qualification test specimens not subjected to destructive testing shall be retained as reference samples by the manufacturer for a period of 12 months.

A.4.5.3.1 Manufacturer test routine. The manufacturer shall perform the inspections specified in tables II and III (in-process and group A inspection) on zones A, B, and C of all of the completed printed wiring board in the lot. Test coupons needed for destructive testing and microsection inspection shall be taken from zone D. Further details concerning test coupons selection can be found in the application for qualification available form the qualifying activity.
A.4.5.3.2 Certified suitable laboratory test routine. The certified suitable qualification laboratory shall subject two of the qualification test specimens to the inspections specified in table I. The order of the inspections and tests is optional; however, the cleanliness test shall be performed first.

A.4.5.3.3 Contract services. Manufacturers wanting to use an external subcontracted service for production of printed wiring board shall first qualify using their own equipment/processes internal to their facility. Once qualified internally, a manufacturer may qualify using the subcontracted service. This additional subcontracted qualification will not be listed separately on the QPL. The subcontract service shall not be extended to another external subcontracted service or manufacturer.

NOTE: For the purposes of this appendix, the internal equipment/process condition applies only to those processes used to manufacture the qualification test specimen. When applying for qualification of sub-contracted services, the process and the company performing the sub-contracted service shall be identified. If the manufacturer has no internal capability to perform a certain production step (either used during qualification or only used during production) this shall be identified on the application for authorization to test. If the sub-contracted service is changed, the manufacturer shall requalify.

A.4.5.3.4 Qualification rejection. Qualification approval will not be granted if any of the qualification test specimens tested in accordance with table I fail to meet the specified requirements.

A.4.5.4 Extent of qualification.

A.4.5.4.1 Printed wiring board type. Qualification of a particular printed wiring board type shall be extended to cover all conductor patterns of that same printed wiring board type produced.

a. Qualification of type 4 printed wiring boards shall be extended to cover all other types (5, 3, 2, and 1).

b. Qualification of type 3 printed wiring boards shall be extended to cover types 1 and 2 printed wiring boards.

c. Qualification of type 2 printed wiring boards shall be extended to cover type 1 printed wiring boards.

d. Qualification of type 5 printed wiring boards shall be extended to cover type 1 printed wiring boards.

e. Qualification of any type shall be extended to cover the approved type or types with a stiffener or solder resist.

A.4.5.4.2 Classes. Qualification to flexibility class B shall be extended to cover flexibility class A.
A.4.5.4.3 **Base material types.**

A.4.5.4.3.1 **Flexible base material types.** Qualification of any type of flexible base material type shall be extended to cover all flexible base material types. Qualification with a metal cladding adhesion method (adhesive/adhesiveless) shall be as follows:

a. Adhesive family include all base materials that rely/use an adhesive to hold the metal to both sides of the dielectric. Note "cast" materials are considered to be in the adhesiveless family.

b. Adhesiveless family includes all base materials that use other techniques (such as chemically deposited or vapor deposition) to adhere the basis metal to both sides of the dielectric.

A.4.5.4.3.2 **Rigid base material types.** Qualification with a rigid base laminate material shall be as follows:

a. Qualification with thermosetting resin (see IPC-T-50 and A.6.4.6.1) base material types shall be extended to cover all other types of thermosetting resin base materials.

b. Qualification with thermoplastic resin (see IPC-T-50 and A.6.4.6.2) base material types shall be extended to cover all other types of thermoplastic resin base materials.

A.4.5.4.4 **Stiffeners and solder resist.** Qualification of any printed wiring board type shall be extended to cover the approved type with a stiffener or solder resist.

A.4.5.4.5 **Mass lamination (see A.6.4.4.1).** Qualification of a contract lamination (four conductor layers) shall be extended to cover a contract lamination of three conductor layers. Qualification of a contract lamination (ten conductor layers) shall be extended to cover a contract lamination of three or more conductor layers. NOTE: Test specimens for four layer contract lamination shall meet the requirements specified in master drawing IPC-100044. Test specimens for ten layer contract lamination shall meet the requirements specified in master drawing IPC-100043.

A.4.5.4.6 **Processes.**

A.4.5.4.6.1 **Etchback.** Qualification using etchback shall be extended to cover non-etchback.

A.4.5.4.6.2 **Process changes.** Any changes to a manufacturers qualified base material type, equipment, or processes must be reviewed by the qualifying activity for determination if partial or full requalification is necessary.
### TABLE I. Qualification inspection.

<table>
<thead>
<tr>
<th>Inspection</th>
<th>Requirement Paragraph</th>
<th>Method Paragraph</th>
<th>Test specimen 1/ 2/</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>T1</td>
<td>T2</td>
</tr>
<tr>
<td>Visual and dimensional:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Acceptability 3/</td>
<td>A.3.7.1</td>
<td>A.4.8.1</td>
<td>PWB</td>
<td>PWB</td>
</tr>
<tr>
<td>Microsection:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>As received</td>
<td>A.3.7.2.1</td>
<td>A.4.8.2.1</td>
<td>A-3</td>
<td>A-3</td>
</tr>
<tr>
<td>Registration (method II)</td>
<td>A.3.7.2.2</td>
<td>A.4.8.2.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Chemical:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cleanliness</td>
<td>A.3.7.3.1</td>
<td>A.4.8.3.1</td>
<td>PWB</td>
<td>PWB</td>
</tr>
<tr>
<td>Resistance to solvents</td>
<td>A.3.7.3.2</td>
<td>A.4.8.3.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Physical:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bow and twist</td>
<td>A.3.7.4.1</td>
<td>A.4.8.4.1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flexibility endurance</td>
<td>A.3.7.4.3</td>
<td>A.4.8.4.3</td>
<td>H-1</td>
<td></td>
</tr>
<tr>
<td>Folding flexibility</td>
<td>A.3.7.4.4</td>
<td>A.4.8.4.4</td>
<td></td>
<td>H-2</td>
</tr>
<tr>
<td>Plating adhesion</td>
<td>A.3.7.4.5</td>
<td>A.4.8.4.5</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>Rework simulation</td>
<td>A.3.7.4.6</td>
<td>A.4.8.4.6</td>
<td>A-2</td>
<td>A-2</td>
</tr>
<tr>
<td>Solderability</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hole</td>
<td>A.3.7.4.7.1</td>
<td>A.4.8.4.7.1</td>
<td>A,B</td>
<td>A,B</td>
</tr>
<tr>
<td>Surface</td>
<td>A.3.7.4.7.2</td>
<td>A.4.8.4.7.2</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>Thermal stress</td>
<td>A.3.7.4.10</td>
<td>A.4.8.4.10</td>
<td>B-3</td>
<td>B-6</td>
</tr>
<tr>
<td>Electrical:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Continuity</td>
<td>A.3.7.5.1</td>
<td>A.4.8.5.1</td>
<td>D-3</td>
<td>D-3</td>
</tr>
<tr>
<td>Circuit shorts</td>
<td>A.3.7.5.2</td>
<td>A.4.8.5.2</td>
<td>E-1</td>
<td>E-1</td>
</tr>
<tr>
<td>Dielectric withstanding</td>
<td>A.3.7.5.3</td>
<td>A.4.8.5.3</td>
<td>E-1</td>
<td>E-1</td>
</tr>
<tr>
<td>Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Environmental:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Moisture and insulation</td>
<td>A.3.7.6.1</td>
<td>A.4.8.6.1</td>
<td>E-1</td>
<td>E-1</td>
</tr>
<tr>
<td>resistance</td>
<td>A.3.7.6.2</td>
<td>A.4.8.6.2</td>
<td>D-3</td>
<td>D-3</td>
</tr>
<tr>
<td>Thermal shock</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1/ See A.4.5.2 for qualification test specimen description.
2/ T1 designates a type 1 specimen; T2 designates a type 2 specimen; T4 designates a types 3 specimen; T4 designates a type 4 specimen and T5 designates a type 5 specimen; PWB means inspect the entire specimen, whereas an individual test coupon designation means inspect the specified test coupon. See qualification test specimen master drawing for test coupon design.
3/ Conductor spacing and width on test coupon E-5 shall not be evaluated in zone C.
4/ See A.4.8.2.2.1 for registration sample units and microsectioning details. Test specimens A-3 and B-6 can be to meet the diagonal corner requirement.
5/ The minimum number of samples shall be at least one sample for each solution specified by the applicable test method (i.e., one sample for each solution required).
6/ Test coupons C-1 and C-4.
7/ Test coupons A-1 and B-2.
8/ Dielectric withstanding voltage shall be performed after the MIR test.
A.4.5.5 Retention of qualification. To retain qualification, the manufacturer shall make available to the qualifying activity data concerning production of qualified product at 12 month intervals. The qualifying activity shall establish the initial production data availability date. The retention of qualification data shall consist of:

a. A summary of the results of the tests performed for inspection of product delivery (in-process and group A) indicating as a minimum the number of lots that have passed and the number of lots that have failed. The results of tests of all reworked lots shall be identified and accounted for.

b. A summary of the results of tests performed for groups B and C inspection performed and completed during the 12 month period.

c. The actual test data for group A, B, or C or all shall be supplied to the qualifying activity upon request.

d. The extent of qualification specified in 4.5.4 shall apply.

e. Group B is performed each month, only for those months in which production occurred.

f. To retain qualification, the manufacturer shall requalify every 36 months from the date of initial qualification.

g. In the event that no production occurred during the 12 month period, the manufacturer shall either requalify or certify that it still has the capabilities and facilities necessary to produce and test the qualified product.

Failure to communicate with the qualifying activity within 60 days after the end of the 12 month period may result in loss of qualification. In addition, the manufacturer shall immediately notify the qualifying activity at any time during the 12 month period that the inspection data indicates failure of the qualified product to meet the performance requirements of this appendix.

A.4.5.5.1 Requalification (see A.6.3.2). Qualifications expire 36 months from the date of initial qualification. In order to maintain a QPL listing, manufacturers shall complete requalification before the end of its current 36 month qualification.

A.4.5.5.2 Product assurance information. The manufacturer shall make available to qualifying activity an approved quality manual or procedures that as a minimum addresses the following information:

a. In-process and group A verification procedures.

b. Test coupon quantity, design, placement and usage procedures.

c. The definition of complexity used to select samples for group B verification testing.
A.4.6 Inspection of product for delivery. Inspection of product for delivery shall consist of in-process and group A inspection. Except as specified in A.4.7.1.4, delivery of printed wiring boards which have passed in-process and group A inspection shall not be delayed pending the results of the periodic inspection. Anomalies or defects noted on sample printed wiring boards or test coupons (or both) defined herein shall be recorded and the proper corrective action shall be initiated. Manufacturers that are qualified to use subcontract services are still responsible for in-process and group A inspections and shall be subject to loss of qualification if the results of in-process and group A inspections indicate failure of the product to meet the applicable requirements.

A.4.6.1 In-process inspection. Each inspection lot of printed wiring boards or panels, as applicable shall be inspected in accordance with table II, as applicable. When permanent solder resist is specified (see A.3.1.1), the in-process inspections specified in subgroups 1, 2 and 3 of table II shall be performed prior to solder resist application. Prior to lamination of type 3 or 4 printed wiring boards, the in-process inspections specified in subgroup 2 of table II shall be performed.

A.4.6.1.1 Inspection lot.

A.4.6.1.1.1 Subgroup 1. An inspection lot shall correspond to each production lot or each change of shift of work force, whichever occurs first. Production lots may be grouped based on same materials, same type or types of interfacial connections and terminations, and same processing requirements.

A.4.6.1.1.2 Subgroups 2 and 3. An inspection lot shall consist of the number of printed wiring boards fabricated from the same materials, using the same processing procedures, produced under the same conditions within a maximum period of 1 month and offered for inspection at one time.

A.4.6.1.2 Sample size. The number of printed wiring boards or panels to be selected from each inspection lot shall be in accordance with table II.

A.4.6.1.3 Rejected lots. If an inspection lot is rejected as a result of a failure to pass the subgroup 1 tests specified, the manufacturer shall withdraw the lot, take corrective action in connection with the cleaning materials and procedures, reclean the lot prior to application of permanent solder resist coating, and resubmit the lot for inspection. Printed wiring boards are not acceptable if the permanent solder resist coating has been applied to a contaminated surface. If an inspection lot is rejected for subgroup 2 or 3 tests, the manufacturer may screen (100 percent inspection) out the defective units (printed wiring boards or panels). Defective printed wiring boards shall not be shipped.

A.4.6.1.4 Materials inspection. Materials inspection shall consist of certification supported by verifying data that the materials used in fabricating the printed wiring boards are in accordance with the applicable referenced specifications or requirements specified (see A.3.1.1), prior to such fabrication. Unless otherwise specified (see A.3.1.1), verifying data need not be submitted to the qualifying activity or acquiring activity, but must be made available upon request.
TABLE II. In-process inspection.

<table>
<thead>
<tr>
<th>Inspection</th>
<th>Requirement paragraph</th>
<th>Method paragraph</th>
<th>Sample size 1/</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Subgroup 1</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Material Cleanliness 2/</td>
<td>A.3.4</td>
<td>A.4.8.1</td>
<td>See A.4.6.1.4</td>
</tr>
<tr>
<td></td>
<td>A.3.7.3.1</td>
<td>A.4.8.3.1</td>
<td>Plan BN or TL</td>
</tr>
<tr>
<td><strong>Subgroup 2</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Conductor spacing 2/ 3/</td>
<td>A.3.5.2.2</td>
<td>A.4.8.1</td>
<td>Plan BH</td>
</tr>
<tr>
<td>Conductor width 2/ 3/</td>
<td>A.3.5.2.3</td>
<td>A.4.8.1</td>
<td>Plan BH</td>
</tr>
<tr>
<td><strong>Subgroup 3</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Plating adhesion 2/ 4/</td>
<td>A.3.7.4.5</td>
<td>A.4.8.4.5</td>
<td>Plan BH</td>
</tr>
</tbody>
</table>

1/ See appendix C, table VII for C = 0 sampling plans.
2/ Performed prior to solder resist application.
3/ Performed prior to lamination on each production lot.
4/ A Non-reflowed test coupon prior to reflow may be required (see 6.2).

A.4.6.2 Group A inspection. Group A inspection shall consist of the inspections specified in table III. The qualified manufacturer shall be responsible for completion of all group A inspections and shall be subject to loss of qualification for failure not to complete or to have completed all group A test and inspections.

A.4.6.2.1 Inspection lot. A group A inspection lot shall consist of the number of printed wiring boards fabricated from the same materials, using the same processing procedures, produced under the same conditions within a maximum period of 1 month and offered for inspection at one time.

A.4.6.2.2 Sampling procedures. Statistical sampling and inspection shall be in accordance with appendix C. For 100 percent inspection, all rejected units (printed wiring boards or panels of printed wiring boards) shall not be supplied on the contract. The following details on panel/test coupon sampling shall apply:

a. As received (see A.3.7.2.1):

   (1) Types 1, 2, and 5: The number of test coupons to be microsectioned shall be based on a statistical sample of panels in the lot in accordance with appendix C, table VII, series L.

   (2) Types 3 and 4: One test coupon per panel shall be microsectioned and inspected (see A.4.6.2.2d). The orientation of the section shall be orthogonal to the "thermal stress" microsection.

b. Solderability: For SERA, samples shall be selected in accordance with appendix E. For J-STD-003 class 3, the samples shall be selected in accordance with table I or table III, as applicable.
c. **Thermal stress (see A.3.7.4.10).**

   (1) **Types 1, 2 and 5:** The number of test coupons to be microsectioned shall be based on a statistical sample of panels in the lot in accordance with appendix C, table VII, series L.

   (2) **Types 3 and 4:** A minimum of one test coupon per panel shall be microsectioned and inspected. Additional test coupons shall be microsectioned based on a statistical sample of panels in the lot in accordance with appendix C, table VII, series J.

d. **Registration (method II, types 3 or 4 only):** When method II is to be used, registration shall be evaluated using any combination of two microsectioned test specimens taken from diagonal corners of the panel. Both test coupons shall have been microsectioned in the vertical plane with one test coupon representing the panel's length (X) direction and the other representing the panel's width (Y) direction. Test coupons from the "as received" (see A.3.7.2.1), "thermal stress" (see A.3.7.4.10) or when available, "hole solderability" (see A.3.7.4.7.1) verifications may be used.

e. **Note concerning the types 3 and 4 "as received" and "thermal stress" microsections.** A minimum of two test coupons (one A and one B) per panel shall be microsectioned. One of the test coupon shall represent the "as received" condition and the other the after "thermal stress" condition.

A.4.6.2.3 **Rejected lots.** If an inspection lot is rejected, the manufacturer may rework it to correct the defects and resubmit the lot for reinspection, or screen out the defective units (if possible). Resubmitted lots shall be inspected using tightened inspection (see appendix C). Such lots (reworked or screened) shall be clearly identified as reinspected lots. Products which have failed any group A inspection and have not been reworked and have not passed reinspection (as specified in this appendix) may not be delivered as compliant printed wiring boards.

A.4.6.2.4 **Disposition of sample units.** Sample printed wiring boards which have passed all of group A inspection may be delivered if the inspection lot is accepted.
### TABLE III. Group A inspection.

<table>
<thead>
<tr>
<th>Inspection</th>
<th>Requirement paragraph</th>
<th>Method Paragraph</th>
<th>Test specimen</th>
<th>Sample plans</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>T1</td>
<td>T2</td>
</tr>
<tr>
<td><strong>Visual and dimensional</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Acceptability</td>
<td>A.3.7.1</td>
<td>A.4.8.1</td>
<td>PW B 5/</td>
<td>Plan BH 3/ 4/</td>
</tr>
<tr>
<td>Registration (method I)</td>
<td>A.3.5.6</td>
<td>A.4.8.1.2</td>
<td>PW B 5/</td>
<td>Plan TJ see 6/</td>
</tr>
<tr>
<td><strong>Microsection</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>As received</td>
<td>A.3.7.2.1</td>
<td>A.4.8.2</td>
<td>B</td>
<td>A/B B</td>
</tr>
<tr>
<td>Registration (method II)</td>
<td>A.3.7.2.2.1</td>
<td>A.4.8.2.2</td>
<td>B</td>
<td>A/B A/B B</td>
</tr>
<tr>
<td><strong>Chemical</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Resistance to solvents</td>
<td>A.3.7.3.2</td>
<td>A.4.8.3.2</td>
<td>8/ 8/ 8/ 8/ 8/</td>
<td>See 8/</td>
</tr>
<tr>
<td><strong>Physical</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bow and twist</td>
<td>A.3.7.4.1</td>
<td>A.4.8.4.1</td>
<td>PW B</td>
<td>PW B PW B PW B PW B Plan BH</td>
</tr>
<tr>
<td>Conductor edge outgrowth</td>
<td>A.3.7.4.2</td>
<td>A.4.8.4.2</td>
<td>PW B</td>
<td>PW B PW B PW B PW B Plan BH</td>
</tr>
<tr>
<td>Plating adhesion</td>
<td>A.3.7.4.5</td>
<td>A.4.8.4.5</td>
<td>PW PW PW PW PW PW PW PW PW PW PW Plan BH</td>
<td></td>
</tr>
<tr>
<td>Solderability</td>
<td>A.3.7.4.7.1</td>
<td>A.4.8.4.7.1</td>
<td>PW PW C C C C Plan BH</td>
<td></td>
</tr>
<tr>
<td>Hole</td>
<td>A.3.7.4.7.2</td>
<td>A.4.8.4.7.2</td>
<td>PW PW C C C C Plan BH</td>
<td></td>
</tr>
<tr>
<td>Surface</td>
<td>A.3.7.4.8</td>
<td>A.4.8.4.8</td>
<td>C C G G G G Plan BH</td>
<td></td>
</tr>
<tr>
<td>Solder resist cure and</td>
<td>A.3.7.4.10</td>
<td>A.4.8.4.10</td>
<td>PW B B PW B B PW B B PW B B Plan BH</td>
<td></td>
</tr>
<tr>
<td>Adhesion</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thermal stress</td>
<td>A.3.7.4.10</td>
<td>A.4.8.4.10</td>
<td>PW PW PW PW PW PW PW PW PW Plan BH</td>
<td></td>
</tr>
<tr>
<td><strong>Electrical</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Continuity</td>
<td>A.3.7.5.1</td>
<td>A.4.8.5.1</td>
<td>X</td>
<td>PW B PW B PW B 100 percent</td>
</tr>
<tr>
<td>Circuit shorts</td>
<td>A.3.7.5.2</td>
<td>A.4.8.5.2</td>
<td>X</td>
<td>PW B PW B PW B 100 percent</td>
</tr>
</tbody>
</table>

1/ T1 designates a type 1 design; T2 designates a type 2 design; T3 designates a types 3 design; T4 designates a type 4 design and T5 designates a type 5 design; PWB means inspect the entire board, whereas an individual test coupon designation means inspect the specified test coupon. See appendix D herein for test coupon identification (name) translation to the applicable design standard.

2/ See appendix C, table VII for C = 0 sampling plans and C.4.5 for examples.

3/ Some attributes may need to be inspected prior to lamination or solder resist application.

4/ The solder resist thickness test can be performed on either a test coupon at a sampling of TJ or production printed wiring board at a sampling of BH, manufacturer's option.

5/ Test coupon or production printed wiring board, manufacturer's option.

6/ Optional method by registration test coupons (method III), see A.4.8.2.2 for test specimen description and sample size.

7/ See A.4.6.2.2 for sample size and test specimen description.

8/ See A.4.8.3.2.1 for test specimen description and sample size.

9/ For printed wiring boards using only surface mount lands for component attachment, the surface solderability test can be used in lieu of the hole solderability test.

10/ A or S test coupon, manufacturers option.

11/ Types 3 and 4 printed wiring boards only.
A.4.7 Periodic conformance inspection. Periodic conformance inspection shall consist of groups B and C inspection. Except where these inspections show noncompliance with the applicable requirements (see A.4.7.1.4), delivery of printed wiring boards which have passed in-process and group A inspection shall not be delayed pending the results of these periodic inspections. Periodic inspections shall be performed at a certified suitable laboratory (see A.6.6).

A.4.7.1 Group B inspection. Group B inspection shall consist of the inspections specified in table IV.

A.4.7.1.1 Inspection lot. The sample units (test coupons) shall be randomly selected from the most complex (see A.6.4.2) inspection lot that has passed all in-process and group A inspections during that production month (i.e., the group B reporting period). The most complex printed wiring boards shall be as determined by the manufacturer using its definition of complex (see A.6.4.2), subject to approval by the qualifying activity.

A.4.7.1.2 Sampling procedures. Samples for each extent of qualification base material type family (see A.4.5.4.3) produced during that reporting period shall be subjected to group B inspection. Because of the performance nature of this document, the design details of the test coupons will need to be supplied with the sample units (see A.6.8).

A.4.7.1.2.1 Sample unit selection. Unless otherwise specified in A.4.8.3.2 (resistance to solvents) or 4.8.4.9 (surface peel strength), the following criteria shall be used in selecting samples for group B testing:

a. The sample units shall be from the most complex (see A.6.4.2) printed wiring board design produced that calendar month.

b. The sample units shall be randomly selected from panels which have passed group A inspection during that calendar month.

c. The sample units can be either:

   (1) Two sets of quality conformance test circuitry, or

   (2) Two test coupons for each test to be performed.

A.4.7.1.3 Frequency. The frequency of selecting sample units and performing group B testing shall be on a monthly basis. The sample units shall be submitted for testing within 30 calendar days after the end of each reporting period.

A.4.7.1.4 Failures. If one or more sample units fail to pass group B inspection, the sample shall be considered to have failed. The qualifying activity shall be notified of any group B failure within 3 business days. Group B inspection shall be repeated on additional sample units (either all group B inspections or just the group B inspection which the original sample failed, at the option of the qualifying activity) from the next most complex (see A.6.4.2) inspection lot from the same month that the failure occurred. Group A testing and shipment of the product represented by the failed group B sample shall be discontinued.

A.4.7.1.4.1 Corrective actions. Corrective actions shall be taken on the materials or processes, or both, as warranted, and on all units of product which can be corrected and which were manufactured under essentially the same conditions (materials, processes, etc.), and which are considered subject to the same failure.
A.4.7.1.4.2 **Noncompliance.** If the lot or lots directly represented by the group B failure have been shipped, the manufacturer must notify the acquiring activity of the failure and shall recall the affected lot or lots for reinspection, if possible. All other lots represented by extension of qualification by the failed group B sample are considered noncompliant until a sample from the next most complex (see A.6.4.2) inspection lot passes group B inspection.

A.4.7.1.4.3 **Reinstitution of group A inspection.** After successful completion of group B reinspection, group A inspection of product represented by the group B failure may be reinstated.

A.4.7.1.5 **Disposition of sample units.** Test coupons which have been subjected to group B shall be retained as specified in A.3.9.

### TABLE IV. Group B inspection.

<table>
<thead>
<tr>
<th>Inspection</th>
<th>Requirement paragraph</th>
<th>Method paragraph</th>
<th>Test coupon by type 1/</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Type 1</td>
</tr>
<tr>
<td><strong>Subgroup 1</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Resistance to solvents 2/</td>
<td>A.3.7.3.2</td>
<td>A.4.8.3.2</td>
<td>3/</td>
</tr>
<tr>
<td>Rework simulation</td>
<td>A.3.7.4.6</td>
<td>A.4.8.4.6</td>
<td>B</td>
</tr>
<tr>
<td>Moisture and insulation resistance</td>
<td>A.3.7.6.1</td>
<td>A.4.8.6.1</td>
<td>E</td>
</tr>
<tr>
<td>Dielectric withstanding voltage 4/</td>
<td>A.3.7.5.3</td>
<td>A.4.8.5.3</td>
<td></td>
</tr>
<tr>
<td><strong>Subgroup 2</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Surface peel strength</td>
<td>A.3.7.4.9</td>
<td>A.4.8.4.9</td>
<td></td>
</tr>
</tbody>
</table>

1/ See 1.2, A.3.1.1, and A.6.4.6 herein.

2/ See A.4.8.3.2.1 for test specimen description and number of samples required.

3/ See appendix D for test coupon identification letter translation to the applicable design standard.

4/ Dielectric withstanding voltage shall be performed after the moisture and insulation resistance test.

A.4.7.2 **Group C inspection.** Group C inspection shall consist of the inspections specified in table V for flexibility classes (A and B).

A.4.7.2.1 **Inspection lot.** The sample units (test coupons or production printed boards) shall be randomly selected from the inspection lot that have passed all in-process and group A inspections during that reporting period.
A.4.7.2.2  **Sampling procedures.** The selection of sample units and testing shall be on a annual basis. Samples for each flexibility class (see 1.2.2) and each extent of qualification grouping based on the flexible base material type (see A.4.5.4.3.1) produced during that reporting period shall be subjected to group C inspection.

Example: If both flexibility class A and class B printed wiring boards were produced of adhesive flexible metal clad base material family and only class A printed wiring boards were produced using adhesiveless flexible metal clad base material family, then testing would be as follows:

a. Adhesive family: Both class A and class B verification tests (folding flexibility and flex endurance) would need to be performed.

b. Adhesiveless family: Only class A verification test (folding flexibility) would need to be performed.

If no printed wiring boards were produced during the reporting period, then group C inspection does not need to be performed.

A.4.7.2.2.1  **Sample unit selection.** Unless otherwise specified, the following criteria shall be used in selecting samples for group C testing:

a. The sample units shall be for each class of product produced during that reporting period. Note: If only class A printed wiring boards were produced during the reporting period, then only class A needs to be tested.

b. The sample units shall be randomly selected from panels which have passed in-process and group A inspection during that inspection period.

c. The sample units can be either:

   (1) Two test coupons or sets of quality conformance test circuitry, or

   (2) Two printed wiring boards for each test to be performed.

A.4.7.2.3  **Frequency.** The frequency of group C testing shall be annually. The sample units shall be submitted for testing within 30 calendar days after the end of each reporting period.

<table>
<thead>
<tr>
<th>Inspection</th>
<th>Requirement paragraph</th>
<th>Method paragraph</th>
<th>Test specimen</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flexibility endurance (class B)</td>
<td>A.3.7.4.3</td>
<td>A.4.8.4.3</td>
<td>F or PWB 2/</td>
</tr>
<tr>
<td>Folding flexibility (class A)</td>
<td>A.3.7.4.4</td>
<td>A.4.8.4.4</td>
<td>F or PWB 3/</td>
</tr>
</tbody>
</table>

1/ See 1.2, 6.4.2, and A.3.1.1 herein.

2/ Test coupon F or a suitable type 1 portion of a type 3, 4, or 5 printed wiring board.

3/ Test coupon F or production printed wiring board.
A.4.8 Methods of inspection. The following verification test methods described herein are proven methods and shall be the referee method in case of dispute.

A.4.8.1 Acceptability inspection. The visual and dimensional features of the printed wiring board test specimen shall be inspected using either an optical apparatus or aid which provides a minimum magnification of 1.75X (3 diopters) or by using automated inspection techniques. Referee inspection of the specimen features shall be accomplished at a magnification of 10X.

A.4.8.1.1 Annular ring, external (see A.3.5.2.1). The measurement of the annular ring on external layers is from the inside surface (within the hole) of the plated hole or unsupported hole to the outer edge of the annular ring on the surface of the printed wiring board. See IPC-TM-650, method 2.2.1 for illustration.

A.4.8.1.2 Registration (method I) (types 1 and 2) (see A.3.5.6). Layer-to-layer registration of type 1 and type 2 printed wiring boards shall be satisfied if the outer layers meet the external annular ring (see A.3.1.1 and A.3.5.2.1) and hole pattern accuracy (see A.3.1.1 and A.3.5.4) requirements.

A.4.8.1.3 Solder resist thickness (see A.3.5.7). Solder resist thickness shall be inspected by any micrometer or by microsection in accordance with A.4.8.2.

A.4.8.2 Microsection inspection. Microsection inspections (to evaluate characteristics such as plated-through holes, plating thickness, or foil thickness) shall be accomplished by using methods in accordance with either IPC-TM-650, method 2.1.1 or 2.1.1.2. The following details shall apply:

a. Number of holes per specimen. A minimum of one microsection containing at least three plated-through holes shall be made for each test specimen required. Each side of the plated hole shall be viewed independently.

b. Accuracy. Plated-through holes shall be microsectioned in the vertical plane at the center of the hole ±10 percent.

c. Magnifications. The specimens shall be inspected for foil and plating integrity at a magnification of 100X ±5 percent. Referee inspections shall be accomplished at a magnification of 200X ±5 percent.

d. Evaluations. Evaluations for items such as base material thickness, metal foil thickness, plating thickness, lay-up orientation, resin smear, and plating voids shall be accomplished at magnifications specified above. If resin smear is detected or suspected on a vertical microsection, a referee microsection shall be prepared and evaluated in the annular (horizontal) direction.

e. Measurements. Measurements shall be averaged from at least three determinations for each side of the plated-through hole. Isolated thick or thin sections shall not be used for averaging, however, isolated areas of reduced copper thickness shall be measured and evaluated to the copper plating void rejection criteria specified herein.
A.4.8.2.1  **Plated-through hole inspection (see A.3.6).** When inspected in accordance with 4.8.2, the following details shall apply:

- **a.** Annular ring (internal) (see A.3.6.1). This measurement shall apply to all internal lands for all three holes.
- **b.** Dielectric layer thickness (see A.3.6.3). The dielectric layer thickness shall be inspected between all conductor layers present in the test specimen.
- **c.** Plating and coating thickness (see A.3.6.8). Isolated thick or thin sections shall not be used for averaging. However, isolated areas of reduced copper thickness shall be measured for compliance with the requirements of A.3.6.8.
- **d.** Copper plating voids (see A.3.6.8.2.1). Any plated-through hole in the microsection failing the plating void criteria A.3.6.8.2.1 subparagraphs a, b or c, shall be cause for the entire panel of printed wiring boards associated with the microsection to be rejected. The following details apply if a single plating void is found:
  1. **Type 2:** If the plating void does not exceed the conditions of A.3.6.8.2.1, the entire lot (100 percent panel inspection) shall be microsectioned and inspected for voids. If a plating void is present on any panel, a referee microsection shall be performed using an A or B test coupon from the opposite corner of that panel. If the referee has no plating voids, that panel is acceptable, however, if a plating void is present in that microsection, that panel of printed wiring boards shall be rejected.
  2. **Types 3 and 4:** If the plating void does not exceed the conditions of A.3.6.8.2.1, a referee microsection shall be performed using an A or B test coupon from the opposite corner of the panel. If the referee has no plating voids, the panel is acceptable, however, if a plating void is present in that microsection, that panel of printed wiring boards shall be rejected.
- **e.** Thermal planes (see A.3.6.3.1). The lateral dielectric spacing between the heat sinking planes and adjacent conducting surfaces (nonfunctional lands) or plated-through holes shall be measured at the closest point between these surfaces or the plated-through hole.

A.4.8.2.2  **Registration.** Layer-to-layer registration shall be determined by either evaluating microsectioned test coupons (method II, see A.4.8.2.2.1) or by evaluating of special registration coupons when provided (method III, see A.4.8.2.2.2).

A.4.8.2.2.1  **Method II (by microsectioned sample units).** Registration shall be evaluated using any combination of the ‘as received’ (see A.3.7.2.1) and or ‘thermal stress’ (see A.3.7.4.10) microsection specimens taken from diagonal corners of the panel. Both test coupons shall have been microsectioned in the vertical plane with one test coupon representing the panel’s length (X) direction and the other representing the panel’s width (Y) direction. These microsections shall be evaluated by computing the difference in centerline location of the two lands found to be most eccentric to one another within each cross-section.
A.4.8.2.2.2 Method III (Optional) (by registration test coupons). Registration test coupons and techniques, when provided by the printed wiring board fabricator, shall be evaluated in accordance with methods approved by the qualifying activity and when applicable, the acquiring activity. Unapproved methods of measurement using registration test coupons shall be backed up by method II of A.4.8.2.2.1 using the appropriate test coupons (see table III) from the same panel. Two non-destructive methods for determining registration are available using the following test coupon designs:

a. Test coupon F (etch factor not needed).
b. Test coupon R (etch factor of each layer needed).

If other registration test coupon designs and requirements are provided as an element of the design documentation set, registration can be evaluated in accordance with the criteria specified on the applicable master drawing.

A.4.8.3 Chemical inspection.

A.4.8.3.1 Cleanliness (by resistivity of solvent extract) (see A.3.7.3.1 and 6.5). The printed wiring board shall be inspected for cleanliness in accordance with IPC-TM-650, method 2.3.25.

A.4.8.3.2 Resistance to solvents (marking ink or paint) (see A.3.7.3.2). Marking ink or paint resistance to solvents shall be inspected in accordance with IPC-TM-650, method 2.3.4. The following details apply:

a. The marked portion of the test specimen shall be brushed.
b. After the test, the test specimen shall be visually inspected in accordance with A.4.8.1 for legibility of marking.

A.4.8.3.2.1 Sampling procedures and test specimens. The resistance to solvents test shall be performed either during group A (every lot) or during group B (monthly). The test specimens can be either production printed wiring boards or quality conformance test circuitry strip identification areas (see appendix D) containing ink or paint marking. The minimum number of samples shall be at least one sample for each solution specified by the applicable test method (i.e., one sample for each solution required).

A.4.8.4 Physical inspections.

A.4.8.4.1 Bow and twist (see A.3.7.4.1). The printed wiring board shall be inspected for bow and twist in accordance with IPC-TM-650, method 2.4.22.

A.4.8.4.2 Conductor edge outgrowth (see A.3.7.4.2). The extent of outgrowth, on conductors covered with metals other than fused tin-lead or solder coating, shall be determined by measuring the conductor width before and after mechanically removing the overhang metal. If a referee test is required, cross-sectioning of the conductor shall be performed. The procedure for removing overhang metal, for this test, shall be as follows:

a. Wet the printed wiring board specimen in tap water at approximately room temperature.
b. While wet, brush the printed wiring board specimen with a brass wire brush to remove the overhang metal. Brush in the direction of the functional line, using moderate pressure.
A.4.8.4.3 Flexibility endurance (see A.3.7.4.3). The flexibility endurance test shall be in accordance with IPC-TM-650, method 2.4.5. The flexibility endurance test may also be performed using an alternate method specified in A.6.7.1. The following exceptions to the test specimen shall apply: Test specimens can be those specified either herein (test coupon F or portion of production printed board or the specimen specified within the test method).

A.4.8.4.4 Folding flexibility (see A.3.7.4.4)(see A.6.4.10). The folding flexibility test shall be performed by subjecting the test specimen to fold cycles as described below and as depicted in figure 2. The specified number of fold cycles shall be performed with the mandrel placed in contact with the test specimen on one side and then again with the mandrel placed in contact with the test specimen on the opposite side. After completion of the specified number of fold cycles, both directions, the test specimen shall be tested for electrical defects in accordance with A.3.7.5.1 and A.3.7.5.2.

A.4.8.4.5 Plating adhesion (see A.3.7.4.5). The printed wiring board shall be inspected in accordance with IPC-TM-650, method 2.4.1, with the following details and exceptions. When edge board contacts are part of the pattern, at least one pull must be on the contacts. Fresh tape shall be used for each pull. If overhang metal breaks off (slivers) and adheres to the tape, it is evidence of outgrowth (see A.3.7.4.2), but not a plating adhesion failure (see A.3.7.4.5).

A.4.8.4.6 Rework simulation.

A.4.8.4.6.1 Unsupported hole (see A.3.7.4.6.1). The printed wiring board test specimen shall be inspected in accordance with IPC-TM-650, method 2.4.21 with the following details and exceptions: Three holes per test coupon shall be tested. Insert wires in holes in selected lands and solder to lands by machine or hand, as applicable. The insert wire lead shall have a diameter so that the diameter of the hole will be at a maximum of .020 inch (0.51 mm) greater than the diameter of the inserted wire lead. The wires shall not be clinched. It shall be considered a failure when a land around an unsupported hole is loosened.

A.4.8.4.6.2 Plated through hole (see A.3.7.4.6.2). Rework simulation of plated-through holes shall be tested in accordance with IPC-TM-650, method 2.4.36, except that the rework simulation shall be performed after stabilizing the test coupons at temperatures of 15°C to 35°C and relative humidity of 40 to 85 percent for a period of 24 hours.

A.4.8.4.6.3 Surface mount land. The surface mount lands on the printed wiring board test specimen shall be inspected in accordance with IPC-TM-650, method 2.4.21.1.

A.4.8.4.7 Solderability (see A.3.7.4.7).

A.4.8.4.7.1 Hole (plated-through hole)(see A.3.7.4.7.1). The printed wiring board test specimens shall be inspected in accordance with J-STD-003 class 3 or appendix E.

A.4.8.4.7.2 Surface or surface mount land(see A.3.7.4.7.2). The printed wiring board test specimens shall be inspected in accordance with J-STD-003 class 3 or appendix E.
A.4.8.4.8 Solder resist cure and adhesion (see A.3.7.4.8). The permanency and adhesion of cured solder resist shall be determined in accordance with IPC-TM-650, method 2.4.28.1.

A.4.8.4.9 Surface peel strength (type 4 using foil lamination)(see A.3.7.4.9). The peel strength shall be inspected in accordance with IPC-TM-650, method 2.4.8, except that the after thermal stress condition and after exposure to processing chemicals tests shall not be performed. Plated tin-lead, solder coating or other plated metallic resist shall be chemically removed prior to test or shall be prevented from being deposited during manufacturing. The test specimen shall not be coated with any organic coating for test. All peel strength readings obtained shall meet the minimum requirement.

A.4.8.4.9.1 Test specimens. The specimen shall consist of conductors that provide a minimum test length of 2 inches (50.8 mm) and a conductor width of .125 inch (3.3 mm). NOTE: This test coupon is described in the alternate test coupon design standard (test coupon "P") or IPC-TM-650, section 5.8.3. At least one test coupon per foil laminated side shall be placed on the panel where space is available. Eight peel strength specimens shall be selected from two different production lots: four from each lot or 100 percent if the number of coupons available is less than four for a production lot. If only one foil laminated lot is submitted/passes group A inspection in a calendar month, then only the test coupon(s) from that lot shall be submitted.

A.4.8.4.10 Thermal stress (see A.3.7.4.10). The printed wiring board test specimen shall be inspected for thermal stress in accordance with IPC-TM-650, method 2.6.8. The following details shall apply. Test specimens constructed of adhesiveless metal-clad flexible base materials shall be subjected to test condition A. Test specimens constructed of adhesive flexible metal-clad base materials shall be subjected to test condition B.
A.4.8.5  **Electrical inspection.**

A.4.8.5.1  **Continuity (see A.3.7.5.1).** A current shall be passed through each net by applying electrodes on the terminals at each end of the net. The current passed through the net shall not exceed those specified in the applicable design standard (see A.3.1.1 and appendix D) for the smallest conductor in the circuit.

A.4.8.5.2  **Circuit shorts (isolation resistance) (see A.3.7.5.2).** A test voltage shall be applied between each net and all other nets that are adjacent to the net under test. The voltage shall be applied between nets of each layer and the electrically isolated net of each adjacent layer. For manual testing the voltage shall be 200 volts minimum and shall be applied for a minimum of 5 seconds. When automated test equipment is used, the minimum applied test voltage shall be as specified on the applicable master drawing. If a test voltage of the printed wiring board is not specified on the applicable master drawing, the test voltage shall be the maximum rated voltage of the net being tested. If no maximum rated voltage is specified, the minimum test voltage shall be 40 volts.

A.4.8.5.3  **Dielectric withstanding voltage (see A.3.7.5.3).** The printed wiring board test specimen shall be tested in accordance with IPC-TM-650, method 2.5.7, test condition B. The following details and exceptions apply:

   a. **Test specimen:** The test specimen shall be as identified in tables I or IV.

   b. **Magnitude of test voltage:** Condition B (1,000 V dc +25 V dc, -0 V dc).

   c. **Duration of application of test voltage:** 30 seconds +3, -0 seconds.

   d. **Points of application:** The dielectric withstanding voltage shall be applied between all common portions of each conductor pattern and all adjacent common portions of each conductor pattern. The voltage shall be applied between conductor patterns of each layer and the electrically isolated pattern of each adjacent layer.

A.4.8.6  **Environmental inspection.**

A.4.8.6.1  **Moisture and insulation resistance (see A.3.7.6.1).** The printed wiring board test specimen shall be tested in accordance with IPC-TM-650, method 2.6.3, class 3, test specimen preparation method A. The initial and final resistance measurements shall be taken at 500 V dc, +25 V dc, -0 V dc).

A.4.8.6.2  **Thermal shock (see A.3.7.6.2).** The printed wiring board test specimen shall be tested in accordance with IPC-TM-650, method 2.6.7.2, with the following exceptions:

   a. The printed wiring board test specimens shall be subjected to 100 temperature cycles in accordance with test condition D of IPC-TM-650, method 2.6.7.2.

   b. **Transfer time between chambers shall be less than 2 minutes.** The thermal capacity of the test chambers used shall be such that the ambient temperature shall reach the specified temperature within 2 minutes after the specimen has been transferred to the appropriate chamber.

   c. **During the test, a resistance measurement shall be taken during the first and last high temperature cycle.**
A.5 PACKAGING

A.5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD personnel, these personnel need to contact the responsible packaging activity to ascertain requisite packaging requirements. Packaging requirements are maintained by the Inventory Control Point’s packaging activity within the Military Department or Defense Agency, or within the Military Department’s System Command. Packaging data retrieval is available from the managing Military Department’s or Defense Agency’s automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

A.6 NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

A.6.1 Intended use. This appendix is intended to be used by manufacturers not certified to the QML printed board specification, MIL-PRF-31032. This appendix is not a duplicate or look-alike of any MIL-PRF-31032 associated specification, most of the historic performance and verification requirements are still contained in this appendix. However, many of the "enhanced" acceptance criteria or methods developed for MIL-PRF-31032 associated specifications have been added as the baseline or are available as an option.

A.6.2 Acquisition requirements.

A.6.2.1 Acquisition requirements. Acquisition documents must specify the following:

a. Title, number, revision letter (with any amendment number when applicable), and date of this specification.

b. Issue of DoDISS to be cited in the solicitation, and if required, the specific issue of individual documents referenced (see 2.2 and A.2.1.1).

c. Appropriate type (see 1.2.1) and base material designations (see 1.2.2).

d. Title, number, revision letter (with any engineering change proposal or notice of revision number when applicable), and date of the applicable master drawing (see 3.1.1).

e. Title, number, revision letter (with any notice number when applicable), and date of the applicable design standard (see A.3.3).

f. Part identification (if applicable), and marking instructions including size, location and application method (see A.3.1.1 and A.3.8).

g. Whether microsectioned test specimens, samples or photographs are required to be delivered with the order.

h. Packaging requirements (see A.5.1).
A.6.2.2 Additional acquisition requirements. Acquisition documents should also specify the following data, if applicable:

a. Verification Conformance Inspection option (if other than option 4)(see appendix D).

b. Design related if different than the applicable design standard (see appendix D).
   (1) Minimum annular ring (external or internal)(see A.3.1.1), if different than the applicable design standard.
   (2) Minimum conductor width (see A.3.1.1), if different than the applicable design standard.
   (3) Minimum conductor spacing (see A.3.1.1), if different than the applicable design standard.
   (4) Minimum dielectric thickness (see A.3.1.1), if different than the applicable design standard.
   (5) Minimum edge spacing requirement (see A.3.1.1), if different than the applicable design standard.
   (6) Copper plating thickness (see A.3.1.1), if different than the applicable design standard.
   (7) Conductor finish plating (see A.3.1.1), if other than solder coating or tin-lead.

c. Conductor edge outgrowth or overhang, if applicable (see A.3.7.4.2).

d. Circuit shorts (isolation resistance) requirements (see A.3.7.5.2).

e. Surface (foil lamination) peel strength, if applicable (see A.3.7.4.9).

f. Non-delivery of sample units which have not been subjected to electrical testing (continuity and circuit shorts tests) and have passed all other tests to groups A and B inspection.

g. Cleanliness (organic)(see A.3.7.3.1 and A.6.5).

h. If special or other identification marking is required (see A.3.8).

A.6.3 Qualification. Although the qualification test specimen master drawings IPC-100041, IPC-100042, and IPC-100043 specified in A.2.1.1 requires the use of flexible materials compliant to specific slash sheets (usually /1, /2, /3, or /4) in IPC-FC-231, IPC-FC-232, IPC-FC-233 and IPC-FC-241, and rigid base materials compliant to MIL-P-13949 (now MIL-S-13949), manufacturer's can qualify base material not addressed by IPC-FC-241 or MIL-S-13949 by specifying the base material on the application for qualification. In addition, the Zone C (except for test coupon E 5) of the qualification master drawing is required to be present on the qualification test specimen and is required for qualification testing.

A.6.3.1 Transference of qualification. Manufacturers currently qualified to MIL-P-50884C will have their qualification transferred to this document. The expiration date of their current qualification will not be changed. Qualifications in process (before the date of this document) will be performed to the requirements MIL-P-50884C with amendment 4. New applications for qualification (after the date of this document) must be performed to the requirements of this revision.
A.6.3.2 Qualification expiration and QPL-50884. Qualification listings within QPL-50884 for manufacturers qualified under this appendix (QPL product assurance level) includes the qualification expiration date as the last six digits of the test reference number. This date, formatted as (month/day/year), is the actual qualification expiration date for that listing. This date signifies that the company is no longer qualified (unless notified in writing by the qualifying activity) whether or not that individual listing has been removed the QPL. If the company has not requalified before the next issue of the QPL is published, then the listing will not be included on the QPL.

A.6.4 Terms and definitions.

A.6.4.1 Base material types. Qualification of a particular flexible base material types will be extended to cover all flexible base material types of that same family.

a. Adhesiveless family includes all base materials that use other techniques to hold the basis metal to one or both sides of the dielectric.

b. Adhesive family include all base materials that rely/use an adhesive to hold the metal to both sides of the dielectric. Note "cast" materials are considered adhesiveless.

A.6.4.2 Complex (as related to group B testing). Complexity of printed wiring boards will usually depend on the base materials used; dielectric layer thickness; overall printed wiring board thickness; number of conductor layers; conductor widths and spacings; intricacy of patterns; size, quantity, aspect ratio and positioning of plated holes; tolerancing of any or all of the above; the presence of internal thermal planes or heat sinks, and all combinations of the above with respect to their manufacturing difficulty, and their effects upon the consistent ability of the printed wiring boards to meet the requirements of the periodic testing, unless otherwise specified by the contracting activity.

A.6.4.3 Conductive interfaces. The term conductive interfaces is used to describe the junction between the hole wall plating or coating and the surfaces of internal and external layers of metal foil. The interface between platings and coating (electroless copper, direct metallization copper and non-electroless electroless copper substitutes, etc., and electrolytic copper, whether panel or pattern plated), are also considered a conductive interface.

A.6.4.3.1 External conductive interfaces. An external conductive interface is considered to be the junction between the surface copper foil and the deposited or plated copper.

A.6.4.3.2 Internal conductive interfaces. An internal conductive interface is considered to be the junction between the internal layers (copper foil posts or internal layers) and the deposited or plated copper.

A.6.4.4 Contract service(s). Contract services are those services contracted or performed (or both) outside the qualified manufacturer's immediate facility, not to include verification testing including electrical function tests.

A.6.4.4.1 Mass lamination. Manufacturers requesting to use contract services lamination (mass lamination) must be qualified to type 4 of the same base material type requested. The qualification test specimens and sample size must be as specified in A.4.5.2.1. The qualification test specimens must be produced by the QPL manufacturer and the mass laminator and must be representative of the subsequent production process. Printed wiring board manufacturers using contract services are subject to the conditions of A.4.5.3.3.
A.6.4.5 **Printed wiring board test specimen.** The term printed wiring board test specimen is used to describe all of the following: production printed wiring boards, qualification test specimens, or test coupons.

A.6.4.6 **Resin systems families.**

A.6.4.6.1 **Thermosetting resin.** For the purposes of this document, the following base material types are classified as containing thermosetting resins: AF, BF, BI, GB, GC, GF, GH, GI, GM, QI, and SC.

A.6.4.6.2 **Thermoplastic resin.** For the purposes of this document, the following base material types are classified as containing thermoplastic resin: GR, GP, GT, GX, and GY.

A.6.4.7 **Printed board thickness.** The overall printed wiring board thickness includes metallic depositions, fusing, and solder resist. The overall thickness is measured across the printed wiring board extremities (thickest part), unless a critical area, such an edge card connector or card guide mounting location, is identified on the master drawing.

A.6.4.8 **Quality-conformance test circuitry (QCTC).** See IPC-T-50.

A.6.4.9 **As received (microsection condition).** As received means after tin-lead is reflowed or fused or after solder coating but prior to thermal stress, rework simulation, thermal shock or bond strength testing.

A.6.4.10 **Fold cycle.**

a. A fold cycle is defined as taking one end of the specimen and folding it around a mandrel and then unfold back to the original starting position, traveling 180 degrees in one direction and 180 degrees in the opposite direction.

b. A fold cycle may also be defined as folding (using opposite ends) the ends toward each other (fold the same direction) and then unfold back to the original starting position, with each end traveling 90 degrees in one direction and 90 degrees in the opposite direction.

A.6.5 **Cleanliness.**

A.6.5.1 **Flux removal.** Selection of procedures for flux removal is at the manufacturer's discretion. A procedure should be chosen which will enable the printed wiring board fabricator to produce results enabling compliance with this document. Both polar and nonpolar solvents may be required to effect adequate flux removal.

A.6.5.2 **Alternate methods and equipment.** The following methods of determining the cleanliness of printed wiring boards have been shown to be equivalent to the sodium chloride equivalent ionic contamination test method:

a. The Kenco Alloy and Chemical Company, Incorporated, "Omega Meter™, Model 200."

b. Alpha Metals Incorporated, "Ionograph™."


d. Westek, "ICOM 5000™."

A.6.6 **Certified suitable laboratories (acceptable to the Government).** Government accepted test laboratories are those facility that have demonstrated their ability to perform the verification test required by this document. Levels of acceptance include group A, group B, group C, and qualification testing.
TABLE VI. Equivalence factors.

<table>
<thead>
<tr>
<th>Method</th>
<th>Equivalence factors</th>
<th>Equivalents of sodium chloride</th>
<th>Related IPC-TM-650 test method</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Micrograms per square inch</td>
<td>Micrograms per square cm</td>
</tr>
<tr>
<td>Resistivity of solvent extract</td>
<td>1.00</td>
<td>10.06</td>
<td>1.56</td>
</tr>
<tr>
<td>Omega meter™</td>
<td>1.39</td>
<td>14.00</td>
<td>2.20</td>
</tr>
<tr>
<td>Ionograph™</td>
<td>2.01</td>
<td>20.00</td>
<td>3.10</td>
</tr>
<tr>
<td>Zero ion™</td>
<td>3.68</td>
<td>37.00</td>
<td>5.80</td>
</tr>
<tr>
<td>ICOM 5000™</td>
<td>2.20</td>
<td>22.00</td>
<td>3.40</td>
</tr>
</tbody>
</table>

A.6.7 Alternate test methods. Other test methods may be substituted for those specified herein provided it is demonstrated to and approved by the qualifying activity that such a substitution in no way relaxes the requirements of this specification.

A.6.7.1 Flexibility endurance (see A.4.8.4.3). The flexibility endurance test may be performed using the alternate test procedure detailed in IPC-TM-650, method 2.4.3.1.

A.6.8 Group B sample critical design details. Past versions of this document contained default design details that were assumed to apply to all test coupons subjected to group B inspection, regardless of the master drawing design requirements. With the issuance of this document, the design details which were universally used to determine acceptance or failure of the group B samples, are no longer considered universally applicable to the group B test coupons. The printed wiring board design details (plating thickness, dielectric separation, external, and internal annular ring, etc.) or the default design standard that applies to the test coupons, should be submitted along with test coupons so that a proper group B evaluation of the design can be completed.

EXAMPLE: The master drawing of the most complex design selected for group B testing requires .003 inch (0.08 mm) of copper plating thickness, .006 inch (0.15 mm) of dielectric spacing, and .005 inch (0.13 mm) internal annular ring. These design details are considerably different than the baseline design parameters found in either IPC-2223 or IPC-2221. If on these same samples, the group B test laboratory found that the samples exhibited .002 inch (0.05 mm) of copper plating thickness, .005 inch (0.13 mm) of dielectric spacing and .004 inch (0.10 mm) internal annular ring, the test laboratory could not claim, state, or certify that the results of group B testing or the samples met the specification requirement.

A.6.9 Stiffener adhesion test and requirement. This document does not include the stiffener adhesion test or requirement contained in MIL-P-50884C. All stiffeners are viewed as a mechanical support and total bonding of the stiffener to the printed wiring board is not required for compliance with this document.

A.6.10 Figures and Illustrations. This document contain very few figures or illustrations depicting acceptable or rejectable conditions as in previous revisions. The diagrams, figures, and illustrations (but not the accept/reject values) contained in IPC-A-600 should be used in visualizing many of the acceptable or rejectable conditions.
B.1. SCOPE

B.1.1 Scope. This appendix contains optional requirements concerning the QPL/QML product assurance level for printed wiring boards covered by this specification. The process for extending qualification is also outlined herein. This appendix is not a mandatory part of this specification. It can be used only by manufacturers certified or qualified for listing on QML-31032. The information contained herein is intended for guidance only.

B.2. APPLICABLE DOCUMENTS

B.2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements documents cited in sections 3 and 4 of this specification, whether or not they are listed.

B.2.2 Government documents.

B.2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation (see 6.2).

SPECIFICATIONS

DEPARTMENT OF DEFENSE

MIL-PRF-31032 - Printed Circuit Board/Printed Wiring Board, General Specification for.

(Unless otherwise indicated, copies of the above document are available from the Document Automation and Production Services, Building 4D (DPM-DODSSP), 700 Robbins Avenue, Philadelphia, PA 19111-5094.)

B.2.3 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

B.3 REQUIREMENTS

B.3.1 Performance requirements. The performance requirements of the applicable MIL-PRF-31032 associated specification shall apply to all printed wiring boards procured to the QPL/QML product assurance level.

B.3.2 Accept/reject criteria. The accept/reject criteria of the applicable MIL-PRF-31032 associated specification shall apply to all printed wiring boards procured to the QPL/QML product assurance level.

B.3.3 QML brand. At the option of the manufacturer, the QML brand specified in MIL-PRF-31032 may be placed on printed wiring boards that comply with the product assurance requirements of this appendix.
B.4 VERIFICATION

B.4.1 Qualification inspection (reciprocal qualification from MIL-PRF-31032). A reciprocal qualification listing (i.e., from a technology qualified to a MIL-PRF-31032 associated specification) to this document will depend on the level of QML technology qualified. Unless otherwise detailed in MIL-PRF-31032 qualification test plan, following guidelines will apply:

a. Printed board type (see 6.4.2, A.4.5.4.1, and D.3.6). The extent of qualification for base materials types defined in A.4.5.4 will apply. EXAMPLE: A type 2 qualification under a MIL-PRF-31032 associated specification will not justify a type 4 qualification listing to this document.

b. Printed board material (see A.4.5.4.3). The extent of qualification for base materials types defined in A.4.5.4 will apply. EXAMPLE: An adhesiveless flexible metal clad base material qualification under a MIL-PRF-31032 associated specification will justify an adhesiveless flexible metal clad base material qualification listing to this document.

c. Complexity. The manufacturer can only supply QPL/QML technology equal to or less than their QML capability (unlike the QPL product assurance level with its unlimited multilayer capability qualification). EXAMPLE: A type 4, 6 conductor layer adhesiveless flexible base material qualification under a MIL-PRF-31032 associated specification will allow a type 4, adhesiveless flex with GF cap layer base material reciprocal qualification listing to this document; however, the manufacturer could certify up to 8 layers as compliant (25 percent extension of qualification as allowed by MIL-PRF-31032, rounded up). In order to supply a type 4, 10 conductor layer adhesiveless flexible base material QPL/QML printed wiring board, the QML manufacturer would need to extend its QML qualification listing. This could be accomplished by using the add-on provisions of MIL-PRF-31032.

B.4.1.1 Concurrent qualification. Manufacturers already qualified to the QPL level of this document will retain that listing after transitioning to the QPL/QML level. The 3 year expiration time will not apply to the QPL/QML product assurance level.

B.4.1.2 Retention (see B.6.4). The QML status report described in MIL-PRF-31032 will cover the QPL/QML retention requirements to this document.

B.4.2 QPL/QML product assurance. The product assurance requirements for the QPL/QML level of printed wiring board furnished under this specification shall be satisfied by certification to MIL-PRF-31032. All printed wiring boards manufactured and delivered in compliance with this appendix should be produced in accordance with the approved quality management plan.
B.4.3 Printed wiring board performance verification. Printed wiring board performance verification inspection shall consist of inspections on the production printed wiring boards and test coupons specified in the applicable MIL-PRF-31032 associated specification. The following details are applicable to the QPL/QML product assurance level:

a. Lot conformance inspection (LCI) product acceptance testing should be based on the applicable verification flows (in-process and group A) offered by this document (see A.4.4 and appendix D) or the routine from a similar technology described by a MIL-PRF-31032 associated specification. The various verification flows should be based upon the design standard used to design the printed wiring boards and the available panel test coupons for the printed wiring boards.

b. MIL-PRF-31032 periodic conformance inspection (PCI) program can be used in lieu of groups B and C inspection of this document.

c. Test optimization is applicable to this appendix and can be applied to any verification flow detailed in this document.

B.5. PACKAGING

B.5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD personnel, these personnel need to contact the responsible packaging activity to ascertain requisite packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Department or Defense Agency, or within the Military Department's System Command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

B.6 NOTES

B.6.1 Intended use. This appendix is intended to be used by manufacturers certified to MIL-PRF-31032 to reduce the complexity of maintaining multiple product/process and testing flows (both MIL-P-50884 or MIL-PRF-31032) within a the manufacturing and testing facility.

B.6.2 Application of the QPL/QML product assurance level to existing requirements.

B.6.2.1 Use of existing master drawings. The QPL/QML printed wiring board manufacturer can use pre-existing master drawing and production artwork without any modifications (existing production masters test coupons and requires no additional or new ones).

B.6.2.2 Form, fit, and function. The form, fit, and function of the printed wiring boards, whether the QPL/QML product assurance level or the QPL product assurance level is used, will be the same.

B.6.2.3 Certification. The printed wiring boards can be certified as being compliant to this document (MIL-P-50884).
B.6.3 Benefits of the QPL/QML product assurance level. Printed wiring boards produced by QML manufacturers using the provisions of this appendix in lieu of previous revisions would be compliant to this document (MIL-P-50884) via the QPL/QML product assurance level with the added benefits as follows:

a. The QPL/QML manufacturer can use pre-existing master drawing and production artwork without any modifications needed (can use existing production masters test coupons and requires no additional or new ones).

b. The printed wiring boards, whether the QPL/QML option or the QPL option is used, will be the same.

c. The level of quality will be the same or higher than the QPL product assurance level.

d. When using the correct (for the design) verification test, the cost should be the same or less due to enhancements made to accept/reject criteria.

e. Customers will be more confident that a QPL/QML manufacturer has demonstrated the capabilities to build its design due to its QML certification and qualification rather the generic standardized qualification test vehicle of the QPL quality assurance level portion of this document.

B.6.4 Retention issues. The manufacturer need only to keep the qualifying activity apprised of it total QML program, i.e., MIL-PRF-31032 QML and this document's QPL/QML product assurance level. This means that the manufacturer does not have to maintain two separate compliance programs, (i.e., no need for a QPL compliance program for this document and a QML program for MIL-PRF-31032).

B.6.5 Certificates of compliance issues. The manufacturer can certify QPL/QML printed wiring boards process under their MIL-PRF-31032 QML program as compliant to this document. The certificate of compliance should reference the QPL/QML product assurance level to differentiate the compliant product from printed wiring boards verified using the QPL product assurance level offered in this document.

B.6.6 Past specification revisions (see appendix D for more details). Printed wiring boards procured to this document meets and/or exceeds all quality and reliability requirements of previous revisions of MIL-P-50884.
C.1. SCOPE

C.1.1 Scope. This appendix details the statistical sampling procedures to be used with the QPL product assurance level of this specification. This appendix is a mandatory part of this specification. The information contained herein is intended for compliance only.

C.2. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

C.3. DEFINITIONS AND SYMBOLS.

C.3.1 Definitions. The following definitions shall apply for all statistical sampling procedures:

a. C = 0 sample plan: The C = 0 sample plans are defined as a combination of a test specimen usage identifier (see C.3.1.b below) and a sample size series (see C.3.1.c below). The resulting C = 0 sample plan will be a two character designator combination that identifies the sample size series that is to be with a type of test specimen for a particular verification (see C.4.5).

b. Test specimen usage identifier (see C.4.5 for examples): The following usage modifiers are used to differentiate when a particular plan is to be used for a particular test specimen:

   (1) The letter "B" will be used to signify that production printed boards are to be sampled.

   (2) The letter "T" will be used to signify that test coupons are to be sampled.

   (3) An asterisk "*" will be used for either printed boards or test coupons.

c. Sample size series: The sample size series is defined as the following series of letters: A, D, F, H, J, L, and N that are listed in table VII (see C.4.5 for examples).

d. Tightened inspection: Tightened inspection is defined as inspection performed using the next sample size value in the sample size series lower than that specified.

e. Acceptance number (C): The acceptance number is defined as an integral number associated with the selected sample size which determines the maximum number of defectives permitted for that sample size.

f. Rejection number (R): Rejection number is defined as one plus the acceptance number.

C.3.2 Symbols. The following symbols shall apply for all statistical sampling procedures:

a. C: Acceptance number.

b. R: Rejection number.
C.4. STATISTICAL SAMPLING PROCEDURES AND SAMPLE PLAN TABLE

C.4.1 General. Statistical sampling shall be conducted using the C=0 method. The C=0 method as specified herein is a sampling plan that provides a high degree of assurance that a lot having a proportion defective greater than the specified acceptance number (C=0) will not be accepted. For all situations, the acceptance number (C) shall be equal to 0 (C=0) and the rejection number (R) shall be 1 or greater (R ≥ 1).

C.4.2 Acceptance and procedure.

C.4.2.1 Acceptance number (C = 0). Acceptance of inspection lots shall be based on an acceptance number of zero (C = 0).

C.4.2.2 Rejection number (R ≥ 1). Failure of a sample unit for one or more tests of a subgroup shall be charged as a single failure. One or more sample rejects shall be cause for failure of the lot or sublot, as applicable. Any failure on any of the sample units shall constitute a failure of the entire inspection lot or sublot.

C.4.3 Tightened inspection (for reevaluation purposes). Tightened inspection shall be performed by sampling using double the sample size as specified in table VII or 100 percent with zero failures allowed.

C.4.4 Sample size. The sample size for each subgroup shall be determined from table VII. If lot size is smaller than sample size, test all of the units. The manufacturer may, at their option, select a sample size greater than that required; however, the number of failures permitted shall not exceed the acceptance number.

C.4.5 C = 0 sample plan construction (selection and usage of the sample size series). The sample size series of table VII to be used will be directed from the appropriate inspection table. The inspection table will specify the C = 0 sample plan (test specimen identifier and sample size series) or plans (test printed wiring board, test coupons, or either one) to use.

EXAMPLES: If an inspection table specified that "Plan BF or TL" be used when verifying test specimens, it is specifying that sample size series "F" of table VII must be used for selecting printed wiring boards and sample size series "L" must be used for selecting test coupons. If the same inspection table specified that "Plan *H" be used, then sample size series "H" of table VII can be used for either printed wiring boards or test coupons.
TABLE VII.  $C = 0$ (zero defect) sampling.

<table>
<thead>
<tr>
<th>Lot size</th>
<th>Sample size (number of test specimens to be inspected) 1/</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Series A</td>
</tr>
<tr>
<td>1 to 8</td>
<td>All</td>
</tr>
<tr>
<td>9 to 15</td>
<td>All</td>
</tr>
<tr>
<td>16 to 25</td>
<td>All</td>
</tr>
<tr>
<td>26 to 50</td>
<td>All</td>
</tr>
<tr>
<td>51 to 90</td>
<td>50</td>
</tr>
<tr>
<td>91 to 150</td>
<td>50</td>
</tr>
<tr>
<td>151 to 280</td>
<td>50</td>
</tr>
<tr>
<td>281 to 500</td>
<td>50</td>
</tr>
<tr>
<td>501 to 1200</td>
<td>75</td>
</tr>
<tr>
<td>1201 to 3200</td>
<td>116</td>
</tr>
</tbody>
</table>

1/ If lot size is smaller than sample size test all of the units.

C.5. TEST EQUIPMENT AND INSPECTION FACILITIES

C.5.1 Calibration. All tests and measurements for process control, qualification testing, lot conformance inspection or periodic conformance inspection shall be made with capable instruments whose accuracy has been verified. Calibration of measurement and test equipment and test standards that control the accuracy of inspection and test equipment and facilities shall be in accordance with NCSL Z540, or equivalent.

C.5.2 Inspection facilities. The inspection facility used to perform qualification testing and periodic conformance inspection shall be approved by the qualifying activity for the performance of the tests and inspection requirements of compliant printed wiring boards.

C.5.3 Acquiring activity or manufacturer imposed tests. Acquiring activity or manufacturer imposed tests shall be in accordance with the requirements specified in the master drawing. If any additional imposed tests detect a problem, the manufacturer shall submit all panels/printed wiring boards in the lot to those tests to eliminate rejects and shall take steps to determine and eliminate the cause of failure.

C.5.4 Test method alternatives. Alternate test methods are allowed provided that it is demonstrated to the qualifying activity that such alternatives in no way relax the requirements of the test method referenced by this specification (see appendix B).

C.5.5 Procedure in case of test equipment malfunction or operator error. When it has been established that a improper test is due to test equipment malfunction or operator error, the inspection facility shall document the results of its investigations and corrective actions, if required, and shall make this information available to the qualifying activity and the acquiring activity, as applicable.
D.1. SCOPE.

D.1.1 Scope. This appendix contains information and guidance concerning the supersession of legacy Department of Defense documents such as MIL-P-50884 revision C and MIL-STD-2118. This appendix is not a mandatory part of this specification. The information contained herein is intended for guidance only.

D.2. APPLICABLE DOCUMENTS.

D.2.1 General.

D.2.1.1 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation (see 6.2).

INSTITUTE FOR INTERCONNECTING AND PACKAGING ELECTRONIC CIRCUITS (IPC)

J-STD-003 - Solderability Tests for Printed Boards.
IPC-T-50 - Interconnecting and Packaging Electronic Circuits, Terms and Definitions.
IPC-2221 - Printed Board Design, Generic Standard for.
IPC-2223 - Flexible Printed Boards, Sectional, Design Standard for.

(Application for copies should be addressed to the Institute for Interconnecting and Packaging Electronic Circuits, 2215 Sanders Road, Suite 200 South, Northbrook, IL 60062-6135.)

D.2.2 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

D.3 DEFINITIONS

D.3.1 Design standard. A document that establishes the standard practices, guidelines, and default values for the design of printed wiring boards. Within this document, the term "design standard" is used to describe those documents that contain the design, construction, material, and test coupon requirements and guidelines.

D.3.2 Legacy designs or documents. See D.4.1.

D.3.3 Supersession. The act of replacing a legacy document that no longer exists or is no longer supported with a currently supported document.

D.3.5 Quality conformance test circuitry. See IPC-T-50.

D.3.6 Printed wiring board types. The printed board types are defined in IPC-2223.
D.4 SUPERSESSION

D.4.1 Superseded specifications. Appendix A of this document includes the essential requirements of the previous revision and can be used to supersede the following specifications:

(2) MIL-P-50884C, dated 4 May 1984 with amendment 2, dated 22 June 1990.

D.4.1.1 Reference to superseded specifications. All the requirements of this document (MIL-P-50884D) can be interchangeable with those of MIL-P-50884. Therefore, existing procurement documents (master drawings or OEM documents) referencing MIL-P-50884 need not be revised, updated or changed to make reference to MIL-P-50884 in order for this document to be used.

D.4.1.2 Revisions. Printed wiring boards tested to this document generally would meet or exceed the performance requirements of past revisions. However, due to various changes in acceptability and evaluation criteria, testing procedures and test coupon sampling, an exact duplication of a previous revision cannot be claimed or made in all areas of concern. Manufacturers should not pick-and-choose or mix acceptability requirements and/or test procedures from one revision of MIL-P-50884 to another. Compliance should be either to MIL-P-50884B, MIL-P-50884C (with a specific amendment, if applicable), or this document entirely, unless the manufacturer documents a direct correlation between the revisions (with any amendments, if applicable) under consideration.

D.4.2 Superseded guidelines and standards. The following design standards have been superseded by IPC-2221 and IPC-2223 for all types and classes of printed wiring boards:

MIL-P-50884A, dated 5 June 1972.

D.4.2.1 Retooling. Printed wiring boards that were designed using superseded Department of Defense design standards do not require conversion to IPC-2221/IPC-2223.

D.4.2.2 Superseded types. Before MIL-P-50884C, only single and double sided printed wiring boards were covered in MIL-P-50884. The obsolete type A requirements in MIL-P-50884B (flexible printed wiring that is capable of withstanding at least one solder operation without terminal degradation) did not carry over to MIL-P-50884C. However, the type B requirements in MIL-P-50884B (flexible printed wiring that is capable of withstanding at least five solder and unsolder operations without terminal area degradation, i.e., rework simulation) was carried over to and extended to all printed wiring board designs in MIL-P-50884C.
D.4.3 Testing.

D.4.3.1 Group A testing. Group A testing should be performed to the specific revision, and amendment if applicable, called out by the acquisition documents. For example, if printed wiring boards are produced to MIL-P-50884C with amendment 1, MIL-P-50884C with amendment 3 and MIL-P-50884D, a manufacturer would be expected to perform group A testing, for the applicable lot, to the requirements of the revision specified. In those three different revisions (C w/amendment 1, C w/amendment 3, and D) a requirement for an acceptability criteria or test procedure may be the same or it might be significantly different. Retention of qualification summaries for group A should list the lots produced, grouped by revision and amendment.

D.4.3.2 Group B samples and testing. Samples to be selected for group B testing should be based on the most complex compliant printed wiring boards produced that month. For example, if printed wiring boards are produced to MIL-P-50884C, MIL-P-50884C with amendment 4 and MIL-P-50884D during a given month, and the most complex printed wiring boards produced that month were in the lot ordered to MIL-P-50884C with amendment 4, then that should be the lot from which the group B sample should be selected. The samples should be tested in accordance with MIL-P-50884C with amendment 4. If during that same month, printed wiring boards were produced to MIL-P-50884B and MIL-P-50884C (unamended), group B tests to those specific revisions would also be required in order to be compliant to those revisions, unless specifically specified in the contract.

D.4.3.3 Group C samples and testing. Group C testing is for manufacturers of class A and class B printed wiring boards to verify that it is still capable of meeting the flexibility class performance requirements. Samples to be selected for group C testing, unlike group B inspection, are not based on the most complex compliant printed wiring boards produced that month or reporting period. The group C samples can be either production printed wiring boards or the appropriate test coupon.

D.4.4 Superseded test coupons. Before MIL-P-50884C, test coupons were only used for first article inspection and not required for production. The production panel test coupons were introduced within MIL-P-50884C and MIL-STD-2118 were for the supplier certification program concept. The production test coupons of MIL-P-50884C, described within MIL-STD-2118, should be used when already incorporated onto production tooling. New designs or jobs should use the test coupons specified in IPC-2221 and IPC-2223. Table VIII contains a cross listing of the various test coupon designations that have been used in superseded design standards.

D.4.5 Test coupons, placement, quantity and usage. IPC-2221 contains a table that specifies for each production panel the test coupon placement, quantity (see note below) and usage (similar to IPC-D-275 and IPC-2221). However, MIL-STD-2118 did not provide a table that specifies for each production panel the test coupon placement, quantity, and usage.

NOTE: There needs to be a sufficient number of test coupons on the production panel in order to be able to perform group A and when necessary, group B inspection regardless of the number of test coupons specified by the design standard.

D.4.5.1 Intended use and intent of this appendix. This appendix can be used to understand the test coupons that were referenced in previous revisions of this document. These guidelines are intended for the re-identification and proper usage of test coupons within this document that are or were originally identified in various legacy Department of Defense printed wiring board design standards. This appendix is intended for use in conjunction with a manufacturer’s verification conformance compliance program.

D.4.5.2 Supporting documents. The documents in this section may be used as guidelines for the development of a verification conformance optimization program and are not mandatory for this specification.
D.4.5.4 Test coupons, placement, quantity, and usage. IPC-2221 contains a table that specifies for each production panel the test coupon placement, quantity, and usage (as did IPC-D-275 and MIL-STD-275). However, MIL-STD-2118 did not contain a table that specifies for each production panel the test coupon placement, quantity, and usage. In the past when attempting to be compliant with the group A table of MIL-P-50884C, it was confusing and/or difficult to determine how many test coupons were needed on the production panel, how many test coupons needed to be microsectioned, and what evaluations could be combined during group A inspection.

**TABLE VIII. Test Coupon translation.**

<table>
<thead>
<tr>
<th>Usage in this document</th>
<th>MIL-STD-2118</th>
<th>IPC-D-249</th>
<th>IPC-2221 1/</th>
<th>IPC-100041</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hole solderability</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td>A</td>
</tr>
<tr>
<td>As received (microsection)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thermal stress (microsection)</td>
<td>B</td>
<td>B</td>
<td>B</td>
<td>B</td>
</tr>
<tr>
<td>Rework simulation</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Plating adhesion</td>
<td>C</td>
<td>C</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>Interconnect resistance (continuity)</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
</tr>
<tr>
<td>Insulation resistance</td>
<td>E</td>
<td>E</td>
<td>E</td>
<td>E</td>
</tr>
<tr>
<td>Flexibility</td>
<td>F</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Solder resist</td>
<td>I/G 2/</td>
<td>G</td>
<td>G/T</td>
<td>G</td>
</tr>
<tr>
<td>Peel strength</td>
<td>3/</td>
<td>P</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Solderability</td>
<td></td>
<td>S</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Registration</td>
<td></td>
<td>F</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1/ H coupon was added to IPC-2221 with IPC-2221 Amendment 1.
2/ MIL-P-50884C group A table reference test coupon "G" while MIL-STD-2118 displayed a test coupon "I" next to the solder resist test coupon figure.
3/ See IPC-TM-650 methods 5.8.3.
E.1. SCOPE.

E.1.1 Scope. This test method describes the method and procedure used to evaluate oxidation levels on solderable surfaces. The type and quantity of oxides on copper, tin, and lead surfaces have a significant impact on solderability. The procedure involves using electrochemical reduction techniques to determine the type and quantity of oxide on plated-through holes, attachment lands, and printed wiring board surface conductors. The SERA solderability test method is offered as an alternative to other solderability test methods required by this document. This test method shall not be contractually imposed upon either the contractor or sub-contractor. This appendix is not a mandatory part of the specification. The information contained herein is intended for compliance only when volunteered as an alternative to the other solderability test methods detailed.

E.2. APPLICABLE DOCUMENTS.

E.2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements documents cited in sections 3 and 4 of this specification, whether or not they are listed.

E.2.2 Government documents.

E.2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation (see 6.2).

SPECIFICATIONS

FEDERAL


(Unless otherwise indicated, copies of federal specifications are available from the Document Automation and Production Services (DAPS), Building 4D (DPM-DODSSP), 700 Robbins Avenue, Philadelphia, PA 19111-5094.)

E.2.2 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation (see 6.2).

ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES (IPC)

J-STD-004 - Soldering Fluxes, Requirements for.

(Application for copies should be addressed to the Institute for Interconnecting and Packaging Electronic Circuits, 2215 Sanders Road, Suite 200 South, Northbrook, IL 60062-6135.)
(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

E.2.4 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

E.3. DEFINITIONS.


E.4. TESTING.

E.4.1 Apparatus (see figure 3).

E.4.1.1 Reservoir (see detail A). The reservoir shall be a container constructed of a nonmetallic, nonreactive material with a minimum volume of 500 ml. The reservoir shall have an inlet/outlet port, test head chamber port, and a SCE reference electrode port. The inlet/outlet port shall be connected to a vacuum trap tube. The inlet/outlet port shall incorporate a diffuser to aid in the effectiveness of the inert gas purging. Polypropylene tubing may be used for connection tubing. All connection fittings shall be of a nonreactive material. The reservoir shall have the capability of maintaining a positive pressure environment. The reservoir shall be emptied and rinsed with deionized water for every 16 hours of testing.

E.4.1.2 Test head (see detail B). The test head shall be constructed of a nonmetallic, nonreactive material. The test head shall have ports to allow inert gas purging and intake/expulsion of borate buffer solution. The test head shall have either an optical or mechanical means of aligning the test head chamber over the test plated-through hole. The test head shall use Vitron or equivalent o-rings for the test head to test surface interface seals. These o-rings shall be replaced after every 8 hours of testing unless integrity of the o-rings can be documented for extended periods. The test head shall have the capability of maintaining a positive pressure environment.

FIGURE 3. Schematic of SERA plated through hole apparatus.
E.4.1.3 Vacuum pump (see detail C). A vacuum pump shall be used to draw buffer solution into and out of the test head compartment. The vacuum pump shall be able to draw minimum vacuum of 5 inches of Hg (15 kPa).

E.4.1.4 Gas regulator (see detail D). An in-line gas regulator shall be used to monitor the flow of the inert purging gas. The gas regulator shall be able to measure a minimum of 1 cubic foot per hour (0.02832 cubic meters per hour) at standard temperature and pressure.

E.4.1.5 SCE reference electrode (see detail E). The reference electrode shall be a saturated calomel electrode (SCE) with a temperature range of -5°C to +60°C and a Ph range of 0-14. The SCE reference electrode shall be stored in such a manner as to prevent drying out (either in a saturated KCl solution or in accordance with the manufacturer's instructions). The SCE reference electrode shall be calibrated in accordance with the manufacturer's instructions once every 30 days.

E.4.1.6 Computer (see detail F). The computer shall be equivalent to or better than a MS-DOS compatible, 80286-12MHz, with 512 Kbyte of internal memory and floppy and hard disk drives.

E.4.1.7 IEEE-488 interface card (see detail G). An IEEE-488 interface card is required for data acquisition between the computer, the digital multimeter, and the programmable current source.

E.4.1.8 Digital multimeter (see detail H). A digital multimeter is required to measure the voltage changes during the SERA reduction. The digital multimeter shall have the following characteristics:

   a. A measurable voltage range of 0 V to -2.0 V.
   b. A voltage measurement tolerance of ±5 mV.
   c. Voltage measurement RMS noise level should not exceed 10 Mv.
   d. Input impedance should be greater than 1 G-Ohm.

E.4.1.9 Programmable current source (see detail I). A programmable current source is required to apply a constant current during the SERA reduction. The programmable current source shall have the following minimum characteristics:

   a. The applied current should be variable in 0.1 • amp steps between 1.0 • amps and 10 • amps.
   b. The applied current should remain constant within ±5 percent.

E.4.1.10 Printed wiring board (PWB) contact pin (see detail J). A contact pin is required to complete the electrical circuit with the test plated-through hole. The contact pin shall not exert a force of greater than .5 pounds (0.23 Kg) nor alter the plated-through hole form, fit, or function.

E.4.2 Materials.

E.4.2.1 Borate buffer solution. The SERA test requires the use of a borate buffer solution. This solution uses reagent grade boric acid, sodium borate (Na₂B₄O₇ • 10 H₂O), and deionized water. The recipe is 6.18 grams/liter boric acid and 9.55 grams/liter of sodium borate. The Ph of the borate buffer solution shall range in the range of 8.3 - 8.4. Adjustments to the buffer Ph shall be made using either boric acid or sodium borate additions.

E.4.2.2 Inert gas. An inert gas is required to purge oxygen from the system. Either argon or ultra high purity (99.998%) dry nitrogen shall be used.
E.4.2.3 Deionized water. Deionized water comprises a portion of the borate buffer solution and shall be used to rinse the test plated-through hole after completion of the SERA analysis. The deionized water shall be 1 Megohm conductivity or better.

E.4.2.4 Isopropyl alcohol. Isopropyl alcohol is used to rinse the test plated-through hole after the completion of the SERA analysis. Reagent grade isopropyl alcohol, in accordance with A-A-59282, shall be used.

E.4.2.5 Potassium chloride solution (KCl). The SCE reference electrode may be stored in a saturated KCl solution. This solution uses reagent grade potassium chloride, in accordance with A-A-59282, in a saturated solution form.

E.5. PROCEDURES.

E.5.1 General. The test procedure shall be performed on three plated-through holes randomly chosen on the printed wiring board or representative test coupon. The SERA test shall be performed just prior to packaging for storage or shipment or immediately upon removal from the manufacturer's protective package. During handling, care shall be exercised to prevent the surfaces being tested from being abraded or contaminated by grease, perspirants, abnormal atmosphere, etc. The test procedure consists of the following operations:

a. Proper preparation of SERA system (see E.5.2).

b. Application of test method (see E.5.3).

c. Evaluation of test data (see E.5.4).

d. Proper post test preparation of SERA system (see E.5.5).

E.5.2 Preparation of SERA systems.

a. Initiate inert gas flow into system and allow a minimum of 10 minutes to elapse prior to testing.

b. Turn on digital multimeter and programmable current source and allow a minimum of 10 minutes to elapse prior to testing.

c. Remove reference electrode port and rinse with deionized water. Replace reference electrode port and add sufficient quantity of borate buffer solution to immerse the SCE reference electrode a minimum of 1 inch (25.4 mm).

d. Remove SCE reference electrode from storage container. Rinse with deionized water, wipe with clean soft cloth, and place into reference electrode port. Attach system electrical connections in accordance with figure 3.

e. Remove and replace test head o-ring seals as required (see E.4.1.2).

f. Close SERA test head together thus seating o-rings together on a representative sample plated-through hole and perform vacuum check on system. No visible air bubbles shall be detected in the test head chamber which would indicate improper sealing.
E.5.3 Application of test method.

a. The test operator shall record the specimen lot date code and manufacturer for each individual printed wiring board. An individual printed wiring board reference chart for the test plated-through holes and PWB contact pin locations shall be maintained for each test specimen configuration.

b. Insert test specimen onto SERA test head and allow a minimum of 4 seconds for inert gas purging of the test head. Ensure inert gas bubbling is occurring in the reservoir tube.

c. Attach PWB contact pin.

d. Attach electrical source leads.

e. Draw borate buffer solution into test head chamber a minimum of 75 percent of chamber height. Visually monitor test head chamber for leaks.

f. Partially flush test head chamber to 50 percent height to dislodge any gas bubbles which could be trapped in test hole.

g. Input computer data for test specimen and test hole identification. Set current density at 30 • amp per centimeter squared (plated-through hole area shall be calculated as specified in E.5.3.1), test duration at a minimum of 400 seconds, the number of open circuit samples to be measured, and the number of systems measurements at one reading per second. The minimum test duration may be reduced provided complete plated-through hole reduction has been achieved.

h. Perform SERA test to test duration completion.

i. Remove electrical source leads.

j. Remove PWB contact clamp.

k. Flush borate buffer solution from test hole.

l. Remove test specimen from SERA test head.

m. Rinse test plated-through hole with deionized water saturated cotton swab for a minimum of 3 seconds, then rinse test plated-through hole with isopropyl alcohol saturated cotton swab for a minimum of 3 seconds. Allow test plated-through hole to air dry. The rinsing operations may be conducted for all test holes as a one time operation provided the rinsing operation is completed within 10 minutes of completion of the last test hole on that individual printed wiring board specimen. Other documented rinsing operations may be used provided their effectiveness is as good as or better than the cotton swab rinse process.

E.5.3.1 Plated-through hole area calculation. The area of plated-through holes shall be determined using:

\[
\text{Area} = (2)(\pi)(R1)(H) + [(2)(\pi)(R2^2) - (2)(\pi)(R1^2)]
\]

where

- \(H\) = Printed wiring specimen thickness.
- \(R1\) = Plated-through hole radius.
- \(R2\) = O-ring internal radius.
An example of the calculation is as follows:

\[ H = \text{See table XII for } H \]
\[ R_1 = \text{Plated-through hole radius} = 0.018 \text{ inches nominal (0.046 cm)} \]
\[ R_2 = \text{O-ring internal radius} = 0.075 \text{ cm} \]

\[
\text{Area} = (2\times\pi \times 0.046)(H) + [(2\times\pi \times 0.075)^2 - (2\times\pi \times 0.046)^2]
\]
\[
= (0.22890)(H) + [0.03534 - 0.013295]
\]
\[
= 0.2890 \text{ cm (H cm)} + [0.022045 \text{ cm}^2]
\]

**TABLE XII. SERA plated-through hole example calculation data.**

<table>
<thead>
<tr>
<th>Printed wiring board thickness (inches)</th>
<th>H (centimeters)</th>
<th>Area (centimeters• )</th>
</tr>
</thead>
<tbody>
<tr>
<td>.020</td>
<td>0.0508</td>
<td>0.0367</td>
</tr>
<tr>
<td>.030</td>
<td>0.0762</td>
<td>0.0441</td>
</tr>
<tr>
<td>.040</td>
<td>0.1016</td>
<td>0.0514</td>
</tr>
<tr>
<td>.050</td>
<td>0.1270</td>
<td>0.0587</td>
</tr>
<tr>
<td>.060</td>
<td>0.1524</td>
<td>0.0661</td>
</tr>
<tr>
<td>.070</td>
<td>0.1778</td>
<td>0.0734</td>
</tr>
<tr>
<td>.080</td>
<td>0.2032</td>
<td>0.0808</td>
</tr>
<tr>
<td>.090</td>
<td>0.2286</td>
<td>0.0881</td>
</tr>
<tr>
<td>.100</td>
<td>0.2540</td>
<td>0.0955</td>
</tr>
<tr>
<td>.110</td>
<td>0.2794</td>
<td>0.1028</td>
</tr>
</tbody>
</table>

**E.5.4 Evaluation of test data.** The change in reduction voltage shall be plotted versus the charge density (current density x time). This SERA curve generated shall be differentiated and then incorporate the following moving window average, curve smoothing function:

\[ V(n) = \text{SUM [V(n-5) through V(n+5)] / 11} \]

The following eight SERA parameters shall be calculated from the differentiated and smoothed SERA curve using the following threshold limits listed below. Figure 4 illustrates these parameters and threshold limits on an example SERA curve.

1. \( V_{oc} \) = The final open circuit voltage measured for the SERA differentiated/smoothed curve.

2. \( Q_1 \) = The area under the curve defined by:

\[ \text{Nmin1 threshold value (defined constant value).} \]

3. \( V_2 \) = The voltage on the differentiated/smoothed curve defined by:

\[ \text{(Nmin3 + Nmin1 threshold values) / 2.} \]

4. \( Q_2 \) = The area under the curve defined by:

\[ \text{Nmin3 threshold value - Nmin 1 threshold value.} \]

5. \( V_3 \) = The voltage on the differentiated/smoothed curve defined by:

\[ \text{(Nmin5 + Nmin3 threshold value)/2.} \]

6. \( Q_3 \) = The area under the curve defined by:

\[ \text{Nmin5 threshold value - Nmin3 threshold value.} \]
7. \( V_f \) = Most negative reduction voltage measured for the SERA differentiated/smoothed curve.

8. \( Q_t \) = Total reduction charge (summation of \( Q_1 \) + \( Q_2 \) + \( Q_3 \)) for the SERA differentiated/smoothed curve.

9. Threshold constraints:
   a. Constant = First point on curve for measured voltage before applying current.
   b. \( N_{min1} \) = First point on curve where measured voltage < -0.85 Volts.
   c. \( N_{min3} \) = Minimum calculated dVoltage between \( N_1 \) and \( N_2 \).
      \( N_1 \) = First point between \( N_{min1} \) and \( N_2 \) where calculated Dvoltage < -0.003 volts.
      \( N_2 \) = Last point on curve where measured voltage < -1.3 volts.
   d. \( N_{min5} \) = Last point on curve where calculated Dvoltage < -1.3 volts.

Unless otherwise agreed upon by the printed wiring board fabricator and user, the SERA parameter for \( V_2 \) shall meet the minimum acceptable value listed in table XIII. The other seven (7) SERA parameters shall be within the ranges listed in table XIV for a RMA flux per J-STD-004. The printed wiring board soldering performance in the manufacturing process will be directly related to the specific flux used in the soldering process. It is the printed wiring board users responsibility to document the critical SERA parameter levels for other specific flux systems.

**TABLE XIII. Minimum acceptable \( V_2 \) value.**

<table>
<thead>
<tr>
<th>SERA parameter</th>
<th>Minimum acceptable value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_2 )</td>
<td>Equal to or more positive than -1.07 v</td>
</tr>
</tbody>
</table>

**TABLE XIV. SERA values for RMA flux per J-STD-004.**

<table>
<thead>
<tr>
<th>SERA parameter</th>
<th>Minimum acceptable value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_o )</td>
<td>-0.461 to -0.613 V</td>
</tr>
<tr>
<td>( Q_1 )</td>
<td>0.0 to +1.312 mC/cm²</td>
</tr>
<tr>
<td>( Q_2 )</td>
<td>0.0 to +3.823 mC/cm²</td>
</tr>
<tr>
<td>( Q_3 )</td>
<td>0.0 to +3.299 mC/cm²</td>
</tr>
<tr>
<td>( V_3 )</td>
<td>-1.29 to -1.412 V</td>
</tr>
<tr>
<td>( V_f )</td>
<td>-1.365 to -1.466 V</td>
</tr>
<tr>
<td>( Q_t )</td>
<td>+2.005 to +5.985 mC/cm²</td>
</tr>
</tbody>
</table>
E.5.5  Proper post test preparation of SERA system.

a. Shut off inert gas flow into system.

b. Shut off digital multimeter and programmable current source.

c. Remove SCE reference electrode, rinse with deionized water and wipe clean with clean soft cloth. Place SCE reference electrode in storage container.

d. Remove reference electrode port and dump out borate buffer solution. Rinse inner and outer surfaces of reference electrode port with deionized water. Replace reference electrode port into system.

e. Remove o-rings and dispose of as required (see E.4.1.2). Rinse test head o-ring seal with deionized water and wipe dry with clean soft cloth.

f. Empty reservoir of borate buffer solution, rinse with deionized water, and refill with buffer solution as required (see E.4.1.1).

E.6.  NOTES

E.6.1  The equipment described herein is a result of a United States Army MANTECH Program investment. SERA is a scientific means of measuring solderability of circuit boards and components. The technology is based upon measurements of the type and quantity of oxides using Sequential Electrochemical Reduction Analysis. Rockwell International at Thousand Oaks, CA is the patent holder, and the United States Army MANTECH Program was successful in developing, proving, commercializing, and standardizing the equipment and processes. Round robin tests by a government-industry team were successfully completed in the standardization effort. The United States Army has a perpetual royalty free license, and the equipment is currently on a number of weapons production lines. The technical point of contact for future inquiries should be directed to the sole source supplier:

ECI Technology
1 Madison Street
East Rutherford, NJ 07073

ecitechnology@eci.com
973-773-8686
FIGURE 4. Example SERA differentiated/smoothed curve.
Custodians:
   Army - CR
   Navy - EC
   Air Force - 11

Preparing activity:
   DLA - CC
   (Project 5998-0099)

Review activities:
   Army - AR, MI
   Navy - AS, CG, MC, OS, SH, TD
   Air Force - 16, 99
STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL

INSTRUCTIONS
1. The preparing activity must complete blocks 1, 2, 3, and 8. In block 1, both the document number and revision letter should be given.
2. The submitter of this form must complete blocks 4, 5, 6, and 7.
3. The preparing activity must provide a reply within 30 days from receipt of the form.

NOTE: This form may not be used to request copies of documents, nor to request waivers, or clarification of requirements on current contracts. Comments submitted on this form do not constitute or imply authorization to waive any portion of the referenced document(s) or to amend contractual requirements.

<table>
<thead>
<tr>
<th>I RECOMMEND A CHANGE:</th>
<th>1. DOCUMENT NUMBER</th>
<th>2. DOCUMENT DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRINTED WIRING BOARD, FLEXIBLE OR RIGID-FLEX, GENERAL SPECIFICATION FOR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28 December 2000</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>3. DOCUMENT TITLE</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>4. NATURE OF CHANGE</th>
<th>(Identify paragraph number and include proposed rewrite, if possible. Attach extra sheets as needed.)</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>5. REASON FOR RECOMMENDATION</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>6. SUBMITTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>a. NAME (Last, First, Middle initial)</td>
</tr>
<tr>
<td>c. ADDRESS (Include Zip Code)</td>
</tr>
<tr>
<td>COMMERCIAL</td>
</tr>
<tr>
<td>FAX</td>
</tr>
<tr>
<td>7. DATE SUBMITTED</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>8. PREPARING ACTIVITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>a. Point of Contact</td>
</tr>
<tr>
<td>David Corbett</td>
</tr>
<tr>
<td>Defense Supply Center Columbus</td>
</tr>
<tr>
<td>ATTN: DSCC-VAC</td>
</tr>
<tr>
<td>P.O. Box 3990</td>
</tr>
<tr>
<td>Columbus, OH 43216-5000</td>
</tr>
<tr>
<td>IF YOU DO NOT RECEIVE A REPLY WITHIN 45 DAYS, CONTACT: Defense Standardization Program Office (DLSC-LM) 8725 John J. Kingman, Suite 2533 Fort Belvoir, VA 22060-6221 Telephone (703) 767-6888 DSN 427-6888</td>
</tr>
<tr>
<td>Previous editions are obsolete</td>
</tr>
</tbody>
</table>