

A New Radiation Tolerant Field Programmable Gate Array Based on Non-Volatile Flash Configuration Switches

Eric Chan Tung, J.J. Wang, Sana Rezgui, Yinming Sun, Brian Cronquist, and John McCollum
Actel Corporation, Mountain View, CA94043, USA

ABSTRACT

A New Radiation-Tolerant ProASIC3 is announced for aerospace applications. This device retains all the features from the A3P FPGA family including enhanced I/Os and lower power consumption. This poster presents Radiation Test Results for Single Event Effects (SEE) and Total Ionizing Dose (TID) tests performed on the A3P FPGA family.

INTRODUCTION

- Flash-based FPGA is both **reprogrammable and non-volatile**
- Flash technology provides a **low-power and single chip solution**
- SEE testing was performed at Lawrence Berkeley National Laboratories (LBNL) and Texas A&M University (TAMU). TID testing was performed at the Defense of Microelectronic Activity (DMEA) facility in Sacramento, CA
- Objectives:** To characterize and harden the existing ProASIC3 product against radiation for aerospace applications
- Purposes:** announcement of a New Radiation-Tolerant Non-Volatile Reprogrammable FPGA




Fig. 1: ProASIC3 Flash FPGA Block Diagram Architecture

FPGA SWITCHES




Fig. 2: ProASIC3 Logic Tile Internal Architecture

FEATURES

ASICs

- Low Power Use
- Single-Chip
- Nonvolatile
- Secure
- On-Chip NVM
- Firm Error Immune





SRAM FPGAs

- Reprogrammable
- No NRE
- ISP
- Easy Prototyping
- Fast Time to Market



ProASIC3 goes RT! ProASIC3 is now RADIATION-TOLERANT, while featuring enhanced I/Os, greater density, and very low power consumption

RADIATION TEST RESULTS



CONCLUSIONS

- Except for the embedded FROM, which is very radiation hard, all the other programmable architectures are sensitive to SEE
- SEU and SET hardening are achieved by the implementation of soft macros. There are no Single Event Functional Interrupts (SEFI) or Latch-ups (SEL)
- For a complete SEE immunity at high frequencies (50 MHz and above), triplication of I/Os is mandatory in addition to their separation on 3 different IO banks.
- FPGA Core TID tolerance is hardened to 106krad(SiO₂) by a refresh scheme and the margining/programming circuit can withstand up to 40krad(SiO₂)
- As expected for a non-volatile FPGA, no observed error-event required a reconfiguration of the Flash-based FPGA nor were there any destructive SEE events.

REFERENCES

- S. Rezgui, J.J. Wang, E. Chan Tung, J. McCollum and B. Cronquist, "New Methodologies for SET Characterization and Mitigation in Flash-Based FPGAs", *IEEE TNS*, Vol. 54, No. 6, Dec. 2007, pp. 2512-2524.
- S. Rezgui, J.J. Wang, Y. Sun, B. Cronquist and J. McCollum, "New Reprogrammable and Non-Volatile Radiation Tolerant FPGA: RTA3P", *IEEE Aerospace 2008*, Big Sky, MT, to be published at AIAA 2008.
- J.J. Wang, S. Samiee, H.S. Chen, C.K. Huang, M. Cheung, J. Borillo, S. Sun, B. Cronquist and J. McCollum, "Total Ionizing Dose Effects on Flash-based Field Programmable Gate Array", *IEEE TNS*, Vol. 51, No. 6, Dec. 2004, pp. 3759-3766.
- J.J. Wang, N. Charest, G. Kuganesan, C.K. Huang, M. Yip, H.S. Chen, J. Borillo, S. Samiee, F. Dhoui, J. Sun, S. Rezgui, J. McCollum and B. Cronquist, "Investigating and Modeling Total Ionizing Dose and Heavy Ion Effects in Flash-Based Field Programmable Gate Array", *RADECS 2006*, Athens, Greece.
- ProASIC3L Low-Power Handbook: Available: http://www.actel.com/documents/PA3L_HB.pdf