

# A New Approach to System-Level Single Event Survivability Prediction



**Melanie Berg<sup>1</sup>, Kenneth LaBel<sup>2</sup>, Michael Campola<sup>2</sup>, Michael Xapsos<sup>2</sup>**

**[Melanie.D.Berg@NASA.gov](mailto:Melanie.D.Berg@NASA.gov)**

**1. AS&D in support of NASA/GSFC**

**2. NASA/GSFC**



# Acronyms

- Combinatorial logic (CL)
- Commercial off the shelf (COTS)
- Complementary metal-oxide semiconductor (CMOS)
- Device under test (DUT)
- Edge-triggered flip-flops (DFFs)
- Electronic design automation (EDA)
- Error rate ( $\lambda$ )
- Error rate per bit( $\lambda_{\text{bit}}$ )
- Error rate per system( $\lambda_{\text{system}}$ )
- Field programmable gate array (FPGA)
- Global triple modular redundancy (GTMR)
- Hardware description language (HDL)
- Input – output (I/O)
- Intellectual Property (IP)
- Linear energy transfer (LET)
- Mean fluence to failure (MFTF)
- Mean time to failure (MTTF)
- Number of used bits (#Usedbits)
- Operational frequency (fs)
- Personal Computer (PC)
- Probability of configuration upsets ( $P_{\text{configuration}}$ )
- Probability of Functional Logic upsets ( $P_{\text{functionalLogic}}$ )
- Probability of single event functional interrupt ( $P_{\text{SEFI}}$ )
- Probability of system failure ( $P_{\text{system}}$ )
- Processor (PC)
- Radiation Effects and Analysis Group (REAG)
- Reliability over time ( $R(t)$ )
- Reliability over fluence ( $R(\Phi)$ )
- Single event effect (SEE)
- Single event functional interrupt (SEFI)
- Single event latch-up (SEL)
- Single event transient (SET)
- Single event upset (SEU)
- Single event upset cross-section ( $\sigma_{\text{SEU}}$ )
- System on a chip (SoC)
- Windowed Shift Register (WSR)
- Xilinx Virtex 5 field programmable gate array (V5)
- Xilinx Virtex 5 field programmable gate array radiation hardened (V5QV)



# Problem Statement and Abstract

- The process for application of single event upset (SEU) data used to characterize system performance in radiation environments needs improvement.
- We are investigating the application of **classical reliability** performance metrics combined with standard **SEU analysis data** to improve system survivability prediction.

***This presentation is a simplified approach for SEU data extrapolation to complex systems. Future work will incorporate additional details.***

# Background (1) : FPGA SEU Susceptibility



## SEU Cross Section ( $\sigma_{SEU}$ )

- $\sigma_{SEU}$ s (per category) are calculated from SEU test and analysis.
- $\sigma_{SEU}$ s are calculated per particle linear energy transfer (LET).
- Most believe the **dominant**  $\sigma_{SEU}$ s are per **bit** (configuration or flip-flops (DFFs)). **However, global routes are significant (more than DFFs).**

$$P(fs)_{system} \propto P_{Configuration} + P(fs)_{functionalLogic} + P_{SEFI}$$

*Design  $\sigma_{SEU}$*       *Configuration  $\sigma_{SEU}$*       *Functional logic  $\sigma_{SEU}$*       *SEFI  $\sigma_{SEU}$*

*$\sigma_{SEU}$ s are measured by bit!* (purple arrow pointing to  $P_{Configuration}$ )


*$\sigma_{SEU}$ s are measured by bit???* (red arrow pointing to  $P_{functionalLogic}$ )

$\sigma_{SEU}$  (yellow arrow pointing to Sequential and Combinatorial logic (CL) in data path)

$\sigma_{SEU}$  (yellow arrow pointing to Global Routes and Hidden Logic)

**For a system, should  $\sigma_{SEU}$ s be measured by bit????**



# Window Shift Register (WSR) Microsemi $\sigma_{SEU}$ s: Design and Stimulus Dependencies to SEUs



## Background (2)


### Conventional Conversion of SEU Cross-Sections To Error Rates for Complex Systems Next Step

- **Bottom-Up approach** (transistor level):
  - Given  $\sigma_{\text{SEU}}$  (per bit) use an error rate calculator (such as CRÈME96) to obtain an error rate per bit ( $\lambda_{\text{bit}}$ ).
  - Multiply  $\lambda_{\text{bit}}$  by the number of used memory bits (*#UsedBits*) in the target design to attain a system error rate ( $\lambda_{\text{system}}$ ). Configuration and DFFs.
- **Top-Down approach** (system level):
  - Given  $\sigma_{\text{SEU}}$  (per system) use an error rate calculator (such as CRÈME96) to obtain an error rate per bit ( $\lambda_{\text{system}}$ ).



# Technical Problems with Current Methods of Error Rate Calculation

- For submission to CRÈME96,  $\sigma_{\text{SEU}}$  data (in Log-linear form) are fitted to a Weibull curve.
  - During the curve fitting process, a large amount of error can be introduced.
  - Consequently, it is possible for resultant error rates (for the same design) to vary by decades.
- Because of the error rate calculation process,  $\sigma_{\text{SEU}}$  data are blended together and it is nearly impossible to hone in on the problem spots.  
This can become important for mitigation insertion.





# Technical Problems with Bottom-Up Analysis Method



- Multiplying each bit within a design by  $\lambda_{\text{bit}}$  is not an efficient method of system error rate prediction.
  - Works well with memory structures... but...complex systems do not operate or respond like memories.
  - If an SEU affects a bit, and the bit is either inactive, disabled, or masked, a system malfunction might not occur.
    - Using the same multiplication factor across DFFs will produce extreme over-estimates.



$$\lambda_{\text{system}} < \lambda_{\text{bit}} \times \# \text{Used Bits}$$

***Let's Not Reinvent The Wheel... A Proven Solution Can Be Found in Classical Reliability System-Level Analysis***



# Mapping Classical Reliability Models from The Time Domain To The Fluence Domain



- The exponential model that relates reliability to MTTF assumes that during **useful-lifetime**:
  - Failures are independent.  $R(t)=e^{-t/MTTF}$  or  $R(t)=e^{-\lambda t}$
  - Error rate is constant. *Weibull slope = 1... exponential.*
  - $MTTF = 1/\lambda$ .
- For a given LET (across fluence):
  - SEUs are independent.
  - $\sigma_{SEU}$  is constant.
  - $MFTF = 1/\sigma_{SEU}$ .
- Hence, mapping from the time domain to the fluence domain (per LET) is straight forward:
  - $t \Leftrightarrow \Phi$
  - $MTTF \Leftrightarrow MFTF$
  - $\lambda \Leftrightarrow \sigma_{SEU}$

*Parallel between  
time and fluence.*

$$\sigma_{SEU} = \#errors/fluence$$

$$\lambda_{system} = \#errors/time$$

$$R(t)=e^{-t/MTTF}$$

$$\Leftrightarrow R(\Phi)=e^{-\Phi/MFTF}$$

# Example of Proposed Methodology Application




- **Mission requirements:**
  - Selection shall be made between a Xilinx V5QV (relatively expensive device) or a Xilinx V5 with embedded PowerPC (relatively cheap device).
  - FPGA operation shall have reliability of 3-nines (99.9%) within a 10 minute window at Geosynchronous Equatorial Orbit (GEO).
- **Proposed methodology:**
  - Create a histogram of particle flux versus LET for a 10-minute window of time for your target environment.
  - Calculate MFTF per LET (obtain SEU data).
  - Graph  $R(\Phi)$  for a variety of LET values and their associated MFTFs.  $R(\Phi)=e^{-\Phi/\text{MFTF}}$
  - For selected ranges of LETs, use an upper bound of particle flux (number of particles/cm<sup>2</sup>•10-minutes), to determine if the system will meet the mission's reliability requirements.



# Environment Data: Flux versus LET Histogram for A 10-minute Window


**Geosynchronous Equatorial Orbit (GEO) 100-mils shielding**



# MFTF versus LET for the Xilinx V5 Embedded PowerPC Core and the Xilinx V5QV MicroBlaze Soft Processor Core


$$\text{MFTF} = 1/\sigma_{\text{SEU}}$$

- **V5QV:** no system errors were observed below  $\text{LET}=1.8 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ . Total fluence  $> 5.0\times 10^8$  particles/cm<sup>2</sup>.
- **PowerPC:**
  - No system errors were observed below  $\text{LET}=0.07\text{MeV}\cdot\text{cm}^2/\text{mg}$  with total fluence  $= 3.0\times 10^7$  particles/cm<sup>2</sup>.
  - Hence, at 0.07, we will assume an upper-bound  $\text{MFTF} = 3.0\times 10^7$  particles/cm<sup>2</sup>.
  - More tests would increase the MFTF for this bin.



# Reliability across Fluence up to LET=0.07MeV•cm<sup>2</sup>/mg


Binned GEO Environment data show approximately 3000 particles/(cm<sup>2</sup>•10-minutes), in the range of 0.0MeV•cm<sup>2</sup>/mg to 0.07MeV•cm<sup>2</sup>/mg. We are using MFTF for 0.07MeV•cm<sup>2</sup>/mg to upper bound this bin.



Reliability at 3000 particles/(cm<sup>2</sup>•10-minutes) > 99.99% for the PowerPC design implementation. “9’s” could be increased with more tests.

# Reliability across Fluence up to LET=0.14MeV•cm<sup>2</sup>/mg

Binned GEO Environment data show approximately **11 particles/(cm<sup>2</sup>•10-minutes)**, in the range of 0.07MeV•cm<sup>2</sup>/mg to **0.14MeV•cm<sup>2</sup>/mg**. We are using MFTF for 0.14MeV•cm<sup>2</sup>/mg to upper bound this bin.




**Reliability at 5 particles/(cm<sup>2</sup>•10-minutes) > 99.999% for the V5QV PowerPC design implementation.**



# Reliability across Fluence up to LET=1.8 MeV•cm<sup>2</sup>/mg



Binned GEO Environment data show approximately 9 particles/(cm<sup>2</sup>•10-minutes), in the range of 0.14MeV•cm<sup>2</sup>/mg to 1.8MeV•cm<sup>2</sup>/mg. We are using MFTF for 1.8MeV•cm<sup>2</sup>/mg to upper bound this bin.




Reliability at 9 particles/(cm<sup>2</sup>•10-minutes) > 99.9% for the PowerPC design implementation. This is the most susceptible bin for the system.

# Reliability across Fluence up to LET=3.6MeV•cm<sup>2</sup>/mg



Binned GEO Environment data show approximately 0.23 particles/(cm<sup>2</sup>•10-minutes), in the range of 1.8MeV•cm<sup>2</sup>/mg to 3.6MeV•cm<sup>2</sup>/mg.




Within this LET range, reliability at 0.23 particles/(cm<sup>2</sup>•10-minutes)  
> 99.999% for both design implementations.

# Reliability across Fluence at LET=40MeVcm<sup>2</sup>/mg





Binned GEO environment data show approximately 0.07 particles/(cm<sup>2</sup>•10-minutes), in the range of 3.6MeV•cm<sup>2</sup>/mg to 40.0MeV•cm<sup>2</sup>/mg.



Within this LET range, reliability at 0.07 particles/(cm<sup>2</sup>•10-minutes) > 99.9% for both design implementations. We can refine by analyzing smaller bins.

## Example Conclusion

- Using the proposed methodology, the commercial Xilinx V5 device will meet project requirements.
- In this case, the project is able to save money by selecting the significantly cheaper FPGA device and gain performance because of the embedded PowerPC.





# Conclusions

- This study transforms proven classical reliability models into the SEU particle fluence domain. The intent is to better characterize SEU responses for complex systems.
- The method for reliability-model application is as follows:
  - SEU data are obtained as MFTF.
  - Reliability curves (in the fluence domain) are calculated using MFTF; and are analyzed with a piecemeal approach.
  - Environment data are then used to determine particle flux exposure within required windows of mission operation.
- The proposed method does not rely on data-fitting and hence removes a significant source of error.
- The proposed method provides information for highly SEU-susceptible scenarios; hence enables a better choice of mitigation strategy.
- This is preliminary work. There is more to come regarding environment data transformation.

***This methodology expresses SEU behavior and response in terms that missions understand via classical reliability metrics.***



# Acknowledgements

- *Some of this work has been sponsored by the NASA Electronic Parts and Packaging (NEPP).*
- *Thanks is given to the NASA Goddard Radiation Effects and Analysis Group (REAG) for their technical assistance and support. REAG is led by Kenneth LaBel and Jonathan Pellish.*

## *Contact Information:*

*Melanie Berg: NASA Goddard REAG FPGA  
Principal Investigator:*

*Melanie.D.Berg@NASA.GOV*