

Radiation Hardened FPGA Technology for Space Applications

Leonard Rockett¹, <u>Dinu Patel¹</u>, Steven Danziger¹, J.J. Wang², and Brian Cronquist²

¹BAE Systems, 9300 Wellington Road, Manassas, VA 20110-4122 ²Actel Corporation, 2061 Stierlin Court, Mountain View, CA 94043-4655

November 27, 2007



RHAX250-S effort supported by the Defense Threat Reduction Agency





RHFPGA Programs at BAE SYSTEMS

- RH FPGA Roadmap
- RH FPGA Technologies
 - ONO
 - M2M
- RH FPGA Program Status Review
 - Restart RH1020/RH1280 FPGA Program
 - RHAX FPGA Demonstration and Qualification Program
- Summary and Outlook

"Use, duplication, or disclosure of this sheet is subject to the restrictions on the title page of this document."



BAE SYSTEMS

Rad Hard FPGA Product

- Heritage: Actel ONO RH1280 and RH1020
- Past Anti-fuse technology, non-volatile
 - 0.8µm RH CMOS, 5V Supply
 - In production since 1996, over 25,000 shipped
 - M2M Anti-fuse Technology:

Present

- 250K-gate (RHAX250-S)
- RH15 CMOS, 1.5V Core / 3.3V I/O
- Flight Orders in 2008



- ≥3M-gate, re-programmable, non-volatile
- Future
- Radiation Hardened, high speed
- RH15 CMOS, 1.5V Core / 3.3V I/O
- Projected qualification starts in 2009

BAE Supporting RHFPGA Needs for RHOC requirements



BAE SYSTEMS

ONO Antifuse Based FPGA's



"Use, duplication, or disclosure of this sheet is subject to the restrictions on the title page of this document."



ONO RHFPGA Program Plan BAE SYSTEMS

- ONO technology originally installed and qualified to support RH1020 and RH1280 FPGA's and a 256K PROM [1994-96]
- Flight qualified production (with build-out inventory) [1996-2002]
- Production shutdown during foundry modernization [2002-2005]

Process line re-tooled to support 250 and 150 nm technology nodes on 150mm wafers

 ONO technology now reinstalled in modernized foundry to restart FPGA & PROM product to supply continued demand [2007-]

> Used same design data \Rightarrow same form, fit, and function as product built previously

Rad Hard FPGA RH1280B Technology Features

Features

- Guaranteed Total Dose Radiation Capability
- Low Single Event Upset Susceptibility
- High Dose Rate Survivability
- Latch-Up Immunity Guaranteed
- QML Qualified Devices
- Commercial Devices Available for Prototyping and Pre-Production Requirements
- Gate Capacities of 2,000 and 8,000 Gate Array Gates
- More Design Flexibility than Custom ASICs

- Significantly Greater Densities than Discrete Logic Devices
- Replaces up to 200 TTL Packages
- Design Library with over 500 Macro Functions
- Single-Module Sequential Functions
- Wide-Input Combinatorial Functions
- Up to Two High-Speed, Low-Skew Clock Networks
- Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 50 MHz
- Non-Volatile, User Programmable Devices
- Fabricated in 0.8 µ Epitaxial Bulk CMOS Process
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer

Device	RH1020	RH1280
Capacity System Gates Gate Array Equivalent Gates PLD Equivalent Gates TTL Equivalent Packages 20-Pin PAL Equivalent Packages	3,000 2,000 6,000 50 20	12,000 8,000 20,000 200 80
Logic Modules S-Modules C-Modules	547 0 547	1,232 624 608
Flip-Flops (Maximum)	273	998
Routing Resources Horizontal Tracks/Channel Vertical Tracks/Channel PLICE Antifuse Elements	22 13 186,000	35 15 750,000
User I/Os (Maximum)	69	140
Packages (by Pin Count) Ceramic Quad Flat Pack (CQFP)	84	172

Product Family Profile



Radiation Specifications

Table 1-2 • Radiation Specifications^{1, 2}

Symbol	Characteristics	Conditions	Min.	Max.	Units
RTD	Total Dose			300 k	Rad (Si)
SEL	Single Event Latch-Up	–55°C ≤ T _{case} ≤ 125°C		0	Fails/Device-Day
SEU1 ³	Single Event Upset for S-modules	–55°C ≤ T _{case} ≤ 125°C		1E-6	Upsets/Bit-Day
SEU2 ³	Single Event Upset for C-modules	–55°C ≤ T _{case} ≤ 125°C		1E-7	Upsets/Bit-Day
SEU3 ³	Single Event Fuse Rupture	–55°C ≤ T _{case} ≤ 125°C		<1	FIT (Fails/Device/1E9 Hrs)
RNF	Neutron Fluence		>1 E+12		N/cm ²

Notes:

1. Measured at room temperature unless otherwise stated.

2. Device electrical characteristics are guaranteed for post-irradiation levels at worst-case conditions.

 10% worst-case particle environment, geosynchronous orbit, 0.025' of aluminum shielding. Specification set using the CREME code upset rate calculation method with a 2 μ epi thickness.



RH ONO Technology TID Data - PROM



BAE SYSTEMS

 Active current, VIL, VIH, Access time and chip enable time all remain stable through 600 Krd

RH ONO Technology Exceeds 400 Krad TID Requirements

"Use, duplication, or disclosure of this sheet is subject to the restrictions on the title page of this document."

ONO RHFPGA Program Status

- Successfully reinstalled ONO process technology
- Flight-qualified PROM production restarted
- RH1280B prototype hardware successfully built and tested, additional hardware being built in accordance with qualification plan.
 - BAE acquired license from Actel to produce, market and sell RH1280 FPGA's
 - SEGR completed successfully, TID testing in progress this week
- RH1020 FPGA market assessment underway for potential product reinstallation.



BAE SYSTEMS

Metal to Metal Antifuse Based FPGA's



"Use, duplication, or disclosure of this sheet is subject to the restrictions on the title page of this document."













Introduction

Technology Features 150nm Rad Hard CMOS **Antifuse Programming Element RHAX250-S Product Description Radiation Hardness TID Test Results** SEU/SET Test Results **Summary and Plans**





Rad Hard 150nm CMOS Technology (RH15) Features

Minimum Feature Size Isolation **Device Options** S/D Engineering Supply Voltages Gate Electrodes Metal Levels Poly & Diffusion Silicide

150nm Shallow Trench Isolation 26 Å / 70 Å Halo with S/D Extensions 1.5V / 3.3V N+ Poly (NFET) / P+ Poly (PFET) 7 Levels (Planarized BEOL) CoSi₂



A CONTRACT OF MEDICAL CONTRACTOR OF	RH	15 QML Quali Test Summa	ficat ary	tion	BAES	YSTEMS
Qual	ification Te 4M	st Vehicle:		 Chip Imag 6T2R1C co 31 Maskin Six Metal Number o Number o Number o Number o Number o Number o 	e: 17.6 m g Levels Levels f Transist f Resistor f Capacito f Contacts f Vias	m x 17.1 mm ors : 30M rs : 8M ors : 4M s : 100 M : 70 M
Qua	I Tests:			Wiring Le	ngth	: ≈1Km
√ C	Group A:	All Electrical Tests		PASSED		
√ (Group C:	1000- Hr / 125°C Life Tes	t	PASSED		
√ C	Group E:	All Radiation Testing		PASSED		
	✓ Latchup		Immune)		
	✓ Single Event	ent Upset	<< 1E-1	0 upsets/b	oit-day	
	✓ Total Ioniz	zing Dose	> 2 Mra	d(Si)	Dom	MARIE
	✓ Prompt Department of the second	ose Upset	> 1E9 ra	ad(Si)/s		
	✓ Prompt Department Department of the second se	ose Survivability	> 1E12	rad(Si)/s	1 555	

All Qualification Testing Completed Successfully











RH15 Reliability Test Results Summary



Category	Requirement	Results	
PFET Hot Carrier	10% shift in Vth @ 10-year life	Exceeds requirement	
PFET NBTI	IBTI 10% shift in Vth or 20% lds change @10-year life		
NFET Hot Carrier	NFET Hot Carrier Less than 20% degradation in Ids @ 10-year life		
Gate Oxide Integrity	Less than 0.01% Cum. failure @ 10-year life	Exceeds requirement	
Mobile lons	Less than 5E11/cm2	No issue	
Interconnect EM	Interconnect EM Less than 0.01% Cum. failure @ 10-year life @ current density of 0.5 mega-A/cm2		
Interconnect Temp-Cycle Less than 20% change in resistance		No change in resistance	
Stress Migration Less than 20% change in resistance after high Temp. stress for min stress time of 500 hours		Stress-migration is not an issue	
BEOL Dielectric Integrity	Less than 5e-14uA/um2 leakage current after high Voltage/Temp. stress for 500 hours	No significant change in resistance	

Reliability Assessments Exceed Requirements in All Categories







Introduction **Technology Features** 150nm Rad Hard CMOS Antifuse Programming Element **RHAX250-S** Product Description **Radiation Hardness TID Test Results** SEU/SET Test Results **Summary and Plans**

















90%

80%

70%

60%

50%

40%

30%

20%

10%

% of Bin

Antifuse Integrity

Breakdown Voltage – 1K Antifuse Array Leakage Distribution at 3 Volts – 1K Antifuse Array 35% 30% % of Bin 25% 15% 10% 5% 4.75 5 5.25 5.5 5.75 6 6.25 6.5 6.75 4.25 **Breakdown Voltage** 100uA 4.2V Leakage Current

Breakdown Voltage Distribution Exceeds Requirement (>4.2V) Leakage Distribution Far Exceeds Requirement (<100µA)

Excellent Fuse Integrity Test Results





on RHAX antifuse arrays (1K)

SEDR = Single Event Dielectric Rupture



No Rupture Observed Up to Vdd = 4.2V Demonstrating a large SEDR hardness margin for nominal 1.5V antifuse array







Introduction Technology Features 150nm Rad Hard CMOS Antifuse Programming Element

RHAX250-S Product Description

Radiation Hardness TID Test Results SEU/SET Test Results Summary and Plans





RHAX250-S Description

BAE SYSTEMS



RHAX250-Schip size : W=9.6mm;H=9.4mmTotal Transistors:5.589millionTotal Anti-fuse Elements:7.743millionTotal Contacts59.480563millionTotal Via's132.824787million





RHAX250-S Module

BAE SYSTEMS











Device RHAX250-S Performance Capacity Equivalent System Gates 250,000 1.5V Core; 3.3V I/0 ASIC Gates 30,000 High-Performance Embedded FIFOs Modules 350+ MHz System Performance Register (R-Cells) 1,408 500+ MHz Internal Performance Combinatorial (C-Cells) 2,816 700 Mb/s LVDS Capable I/Os Flip-Flops (Maximum) 2,816 Embedded RAM/FIFO (without EDAC) Core RAM Blocks 12 Core RAM Bits (K = 1,024) 54 K Clocks Segmentable **Radiation Hardness Targets** Hardwired 4 Routed 4 TID ≥ 1Mrad(Si) I/O's > 1E9 rad(Si)/sec DR Upset SEL Immune I/O Banks 8 < 1E-10 errors/bit-day (TMR-hardened) SEUREGS User I/O's (Maximum) 248 < 1E-10 errors/bit-day (EDAC) I/O Registers 744 SEU_{e-RAM} Package CCGA/LGA 208, 352 COFP

RHAX FPGA will have the identical form, fit, and function of its RTAX counterpart.







Introduction Technology Features 150nm Rad Hard CMOS Antifuse Programming Element RHAX250-S Product Description

Radiation Hardness TID Test Results SEU/SET Test Results Summary and Plans





Recently built prototype RHAX250-S FPGA's have yielded functional hardware, despite anomalous Hi-V Tx junction leakage.

Modules were programmed for total ionizing dose testing.

Circuit elements tested per module:

- 12 blocks of 4Kx1 SRAM (total: 48K)
- 1408-stage DFF register string
- Two 1408-stage logic chains





RHAX250-S modules remained fully functional throughout testing to 2Mrd(Si0₂)



TID test results on prototype FPGA's demonstrate improved hardness. Hardening process adjustments are being implemented to further enhance hardness.





RHAX250-S modules remained fully functional throughout testing to 2Mrd(Si0₂)



These results demonstrate prototype capability







Introduction Technology Features 150nm Rad Hard CMOS Antifuse Programming Element RHAX250-S Product Description

Radiation Hardness

TID Test Results

SEU/SET Test Results

Summary and Plans





Uses Triple Modular Redundancy (TMR) [hard-wired]







200-stage DFF chains Clock: 2 MHz

Reference: J.J. Wang, W. Wong, S. Wolday, B. Cronquist, J. McCollum, R. Katz, and I. Kleyner, "Single Event Upset and Hardening in 0.15 µm Antifuse-Based Field Programmable Gate Array," *IEEE Trans. on Nucl. Sci., vol. 50, No. 6, Dec. 2003.*

SEU Test Results on RTAX hardware

* assumed radiation environment: GEO-min and 100 mil Al shielding

DFF chain with interwoven combinational logic

Signal Frequencies: 15MHz, 37.5MHz, 75MHz, and 150MHz

Reference: M. Berg, J.J. Wang, R. Ladbury, S. Buchner, H. Kim, J. Howard, K. LaBel, A. Phan, T. Irwin, and M. Friendlich, "An Analysis of Single Event Upset Dependencies on High Frequency and Architectural Implementations within Actel RTAX-S Family Field Programmable Gate Arrays," *IEEE Trans. on Nucl. Sci.*, vol. 53, No. 6, Dec. 2006.

(Design = 0F4L) Effective LET vs. Normalized Cross Section (Design = 0F0L) 1.00E-03 1.00E-06 1.00E-0/ 1.00E-0 1.00E-08 0F4L 15 OF4L_37.5 (cm²/design) 0F4L 75 1.00E-0 OFOL_15 OF4L 150 ▲ 0F0L_37.5 1 00E-0 seu(cm²/bit) OFOL_75 -W0F4L_15 Increasing -WOF4L_37.5 OFOL 150 1 ODE-0/ WOF4L_75 -WOFOL 15 Increasing frequency -WOF4L 150 W0F0L_37.5 1.00E-07 WOFOL 75 frequency WOFOL 150 1.00E-1 1.00E-08 **4-levels of logic** 1.00E-1 **0-levels of logic** Effective LET vs. Normalized Cros 1.005-08 (Design = 4F8L) 10 20 60 n иπ 1.00E-12 LET (MeV*cm²/mg) 20 0 10 30 1.00E-03 LET (MeV*cm²/mg) 1.00E-04 Weibull fits to 1.00E-05 4F8L_15 ▲ 4F8L 37.5 (cm²/design) 4F8L 75 4F8L 150 SET test data 1.00E-06 -W4F8L_15 Increasing W4F8L_37.5 W4F8L_75 frequency -W4F8L_150 1.00E-07 1.00E-08 8-levels of logic 1 ODE-09 10 20 30 40 50 60 LET (MeV*cm²/mg)

SEU susceptibility increases for increasing signal frequencies and for increasing levels of logic.

			Predicted SEU Rates (errors/bit/day) *						
				Signal Frequency					
			Levels of Intervening Logic	15 MHz	37.5 MHz	75 MHz	150 MHz	Wo	rsening
	-		8-Levels	5.31E-09	7.88E-09	3.75E-08	8-17E-08	SE	U Rate
(Probability of			4-Levels	2.01E-09	8.71E-09	1.89E-08	6.29E-08		
Generating an SET)	ET)		0-Levels	6.08E-10	5.14E-09	2.84E-08	5.84E-08		
			* assumed radiation environment: GEO-min and 100-mil Al shielding						
	Lo	gic							
			Frequency —	→					
			(Prob	ability of					
			Capturi	ng an SEI)					

Impact of SET on error rate depends on circuit design and signal frequency.

Further SEU Enhancements projected in Rad Hard Process

Introduction **Technology Features** 150nm Rad Hard CMOS Antifuse Programming Element **RHAX250-S Product Description Radiation Hardness TID Test Results** SEU/SET Test Results Summary and Plans

- Build more hardware incorporating identified process enhancements for improved yield and hardness
- Subject functional hardware to full battery of reliability and radiation testing
- QML qualify the RHAX process technology
- Begin full RHAX250-S wafer production to supply Actel
- Port additional Actel RTAX FPGA designs onto rad hard process technology at BAE to extend rad hard offerings.

- BAE and Actel are continuing their >12 year collaboration as rad hard FPGA suppliers.
- Next generation rad hard product is being built and tested.
- Total dose test results on RHAX250-S hardware demonstrates improved hardness over RTAX250-S.
- Single-event effects test results demonstrates product design's high tolerance.
- Electrical, radiation, and reliability testing is on-going.
- Full flight-qualified production to begin by yearend.

The authors gratefully acknowledge the support for this effort provided by the Defense Threat Reduction Agency under contract DTRA01-03-D-0007 / 0004.

BAE SYSTEMS

Electronics & Integrated Solutions

