



Radiation Hardened FPGA Technology for Space Applications

Leonard Rockett¹, Dinu Patel¹, Steven Danziger¹, J.J. Wang², and Brian Cronquist²

¹BAE Systems, 9300 Wellington Road, Manassas, VA 20110-4122

²Actel Corporation, 2061 Stierlin Court, Mountain View, CA 94043-4655

November 27, 2007



RHAX250-S effort supported by the Defense Threat Reduction Agency

RHFPGA Programs at BAE SYSTEMS

- RH FPGA Roadmap
- RH FPGA Technologies
 - ONO
 - M2M
- RH FPGA Program Status Review
 - Restart RH1020/RH1280 FPGA Program
 - RHAX FPGA Demonstration and Qualification Program
- Summary and Outlook



Radiation Hardened FPGA Roadmap


Rad Hard FPGA Product

- Heritage: Actel ONO RH1280 and RH1020
- Anti-fuse technology, non-volatile
- 0.8 μ m RH CMOS, 5V Supply
- In production since 1996, over 25,000 shipped

Past

- M2M Anti-fuse Technology:
 - 250K-gate (**RHAX250-S**)
 - RH15 CMOS, 1.5V Core / 3.3V I/O
 - Flight Orders in 2008

Present




Future

- ≥ 3 M-gate, re-programmable, non-volatile
- Radiation Hardened, high speed
- RH15 CMOS, 1.5V Core / 3.3V I/O
- Projected qualification starts in 2009

BAE Supporting RHFPGA Needs for RHOC requirements

ONO Antifuse Based FPGA's



- ONO technology originally installed and qualified to support RH1020 and RH1280 FPGA's and a 256K PROM [1994-96]
- Flight qualified production (with build-out inventory) [1996-2002]
- Production shutdown during foundry modernization [2002-2005]
 - Process line re-tooled to support 250 and 150 nm technology nodes on 150mm wafers
- ONO technology now reinstalled in modernized foundry to restart FPGA & PROM product to supply continued demand [2007-]
 - Used same design data \Rightarrow same form, fit, and function as product built previously

Rad Hard FPGA RH1280B Technology Features

Features

- Guaranteed Total Dose Radiation Capability
- Low Single Event Upset Susceptibility
- High Dose Rate Survivability
- Latch-Up Immunity Guaranteed
- QML Qualified Devices
- Commercial Devices Available for Prototyping and Pre-Production Requirements
- Gate Capacities of 2,000 and 8,000 Gate Array Gates
- More Design Flexibility than Custom ASICs
- Significantly Greater Densities than Discrete Logic Devices
- Replaces up to 200 TTL Packages
- Design Library with over 500 Macro Functions
- Single-Module Sequential Functions
- Wide-Input Combinatorial Functions
- Up to Two High-Speed, Low-Skew Clock Networks
- Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 50 MHz
- Non-Volatile, User Programmable Devices
- Fabricated in 0.8 μ Epitaxial Bulk CMOS Process
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer

Product Family Profile

Device	RH1020	RH1280
Capacity		
System Gates	3,000	12,000
Gate Array Equivalent Gates	2,000	8,000
PLD Equivalent Gates	6,000	20,000
TTL Equivalent Packages	50	200
20-Pin PAL Equivalent Packages	20	80
Logic Modules	547	1,232
S-Modules	0	624
C-Modules	547	608
Flip-Flops (Maximum)	273	998
Routing Resources		
Horizontal Tracks/Channel	22	35
Vertical Tracks/Channel	13	15
PLICE Antifuse Elements	186,000	750,000
User I/Os (Maximum)	69	140
Packages (by Pin Count)		
Ceramic Quad Flat Pack (CQFP)	84	172

Rad Hard FPGA RH1280B Technology Features

Radiation Specifications

Table 1-2 • Radiation Specifications^{1, 2}


Symbol	Characteristics	Conditions	Min.	Max.	Units
RTD	Total Dose			300 k	Rad (Si)
SEL	Single Event Latch-Up	$-55^{\circ}\text{C} \leq T_{\text{case}} \leq 125^{\circ}\text{C}$		0	Fails/Device-Day
SEU1 ³	Single Event Upset for S-modules	$-55^{\circ}\text{C} \leq T_{\text{case}} \leq 125^{\circ}\text{C}$		1E-6	Upsets/Bit-Day
SEU2 ³	Single Event Upset for C-modules	$-55^{\circ}\text{C} \leq T_{\text{case}} \leq 125^{\circ}\text{C}$		1E-7	Upsets/Bit-Day
SEU3 ³	Single Event Fuse Rupture	$-55^{\circ}\text{C} \leq T_{\text{case}} \leq 125^{\circ}\text{C}$		<1	FIT (Fails/Device/1E9 Hrs)
RNF	Neutron Fluence		>1 E+12		N/cm ²

Notes:

1. Measured at room temperature unless otherwise stated.
2. Device electrical characteristics are guaranteed for post-irradiation levels at worst-case conditions.
3. 10% worst-case particle environment, geosynchronous orbit, 0.025" of aluminum shielding. Specification set using the CREME code upset rate calculation method with a 2 μ epi thickness.

RH ONO Technology TID Data - PROM

BAE SYSTEMS



- Active current, VIL, VIH, Access time and chip enable time all remain stable through 600 Krd

RH ONO Technology Exceeds 400 Krad TID Requirements

ONO RHFPGA Program Status


BAE SYSTEMS

- Successfully reinstalled ONO process technology
- Flight-qualified PROM production restarted
- RH1280B prototype hardware successfully built and tested, additional hardware being built in accordance with qualification plan.
 - BAE acquired license from Actel to produce, market and sell RH1280 FPGA's
 - SEGR completed successfully, TID testing in progress this week
- RH1020 FPGA market assessment underway for potential product reinstallation.

RH1280B FPGA Flight Hardware Orders being taken
For shipments in 2008

Metal to Metal Antifuse Based FPGA's

**Antifuse
integrated in
BEOL**






Product Installation Approach



Low Risk: Port a proven RT design to a validated RH process.





RHAX250-S Installation and Qualification Roadmap

BAE SYSTEMS

Approach

RTAX250-S

- RT AX250-S design transferred to BAE

Process & Design Rule Development

- assess RTAX design rules & process details
- define process flow
- create parametric targets
- build & evaluate short loops (Hi-V Tx; antifuse)

Process Integration / Technology Validation

- design technology characterization vehicle (TCV)
- build & evaluate full TCV lots

**Product Demonstration
Prototypes Built & Tested**

QML Qualification

- perform qualification testing on FPGA samples taken from ≥ 3 lots

RHAX250-S

- flight qualified product, same form/fit/function

**Port Other
RTAX
Designs**



Outline

Introduction

➔ **Technology Features**

150nm Rad Hard CMOS

Antifuse Programming Element

RHAX250-S Product Description

Radiation Hardness

TID Test Results

SEU/SET Test Results

Summary and Plans



RH15 Technology Features

Rad Hard 150nm CMOS Technology (RH15) Features

Minimum Feature Size	150nm
Isolation	Shallow Trench Isolation
Device Options	26 Å / 70 Å
S/D Engineering	Halo with S/D Extensions
Supply Voltages	1.5V / 3.3V
Gate Electrodes	N+ Poly (NFET) / P+ Poly (PFET)
Metal Levels	7 Levels (Planarized BEOL)
Poly & Diffusion Silicide	CoSi ₂




RH15 QML Qualification Test Summary

BAE SYSTEMS

Qualification Test Vehicle:

4M SRAM



- Chip Image: 17.6 mm x 17.1 mm
- 6T2R1C cell
- 31 Masking Levels
- Six Metal Levels
- Number of Transistors : 30M
- Number of Resistors : 8M
- Number of Capacitors : 4M
- Number of Contacts : 100 M
- Number of Vias : 70 M
- Wiring Length : $\approx 1\text{Km}$

Qual Tests:

- ✓ Group A: All Electrical Tests
- ✓ Group C: 1000- Hr / 125°C Life Test
- ✓ Group E: All Radiation Testing

PASSED

PASSED

PASSED

- ✓ Latchup Immune
- ✓ Single Event Upset $<< 1\text{E-10}$ upsets/bit-day
- ✓ Total Ionizing Dose $> 2 \text{ Mrad}(\text{Si})$
- ✓ Prompt Dose Upset $> 1\text{E9 rad}(\text{Si})/\text{s}$
- ✓ Prompt Dose Survivability $> 1\text{E12 rad}(\text{Si})/\text{s}$

Demonstrated


All Qualification Testing Completed Successfully




RH15 Performance Assessment

High Speed Circuit Testing
to measure on-chip gate delay.


Logic Representation of
High Speed Signal Paths



PDV3 Chiplet-1 Operation-Frequency versus Gamma-Dose
[Vcore=Vdd+10%]



Results confirm >1GHz performance
both pre- and post-irradiation
(2 Mrd(SiO₂))



No
change in
Iddq with
dose.



RH15 Reliability Test Results Summary

BAE SYSTEMS

Category	Requirement	Results
PFET Hot Carrier	10% shift in V_{th} @ 10-year life	Exceeds requirement
PFET NBTI	10% shift in V_{th} or 20% I_{ds} change @ 10-year life	Exceeds requirement
NFET Hot Carrier	Less than 20% degradation in I_{ds} @ 10-year life	Exceeds requirement
Gate Oxide Integrity	Less than 0.01% Cum. failure @ 10-year life	Exceeds requirement
Mobile Ions	Less than $5E11/cm^2$	No issue
Interconnect EM	Less than 0.01% Cum. failure @ 10-year life @ current density of 0.5 mega-A/ cm^2	Exceeds requirement
Interconnect Temp-Cycle	Less than 20% change in resistance	No change in resistance
Stress Migration	Less than 20% change in resistance after high Temp. stress for min stress time of 500 hours	Stress-migration is not an issue
BEOL Dielectric Integrity	Less than $5e-14uA/um^2$ leakage current after high Voltage/Temp. stress for 500 hours	No significant change in resistance

**Reliability Assessments Exceed Requirements
in All Categories**

" Use or disclosure of data contained on this page is subject to the restrictions on the title page of this document"





Outline

Introduction

Technology Features

150nm Rad Hard CMOS



Antifuse Programming Element

RHAX250-S Product Description

Radiation Hardness


TID Test Results

SEU/SET Test Results


Summary and Plans




Metal-to-Metal Antifuse



**Antifuse Placement:
Between to last two metal
layers.**




Metal to Metal Anti-fuse





Antifuse Cross-section

Metal 7
**Top
Electrode**
Dielectric
**Bottom
Electrode**
W Stud






Antifuse Integrity


BAE SYSTEMS

Breakdown Voltage – 1K Antifuse Array



Breakdown Voltage Distribution
Exceeds Requirement (>4.2V)

Leakage Distribution at 3 Volts – 1K Antifuse Array



Leakage Distribution Far Exceeds
Requirement (<100µA)

Excellent Fuse Integrity Test Results




Early Assessment of SEDR

on RHAX antifuse arrays (1K)

SEDR = Single Event Dielectric Rupture

Array Current vs. Fluence



No Rupture Observed Up to Vdd = 4.2V
Demonstrating a large SEDR hardness margin for nominal 1.5V antifuse array



Outline

Introduction

Technology Features

150nm Rad Hard CMOS

Antifuse Programming Element

→ **RHAX250-S Product Description**

Radiation Hardness


TID Test Results

SEU/SET Test Results

Summary and Plans



RHAX250-S Description





RHAX250-S chip size : W=9.6mm; H=9.4mm

Total Transistors :	5.589	million
Total Anti-fuse Elements:	7.743	million
Total Contacts	59.480563	million
Total Via's	132.824787	million



RHAX250-S Module

BAE SYSTEMS



" Use or disclosure of data contained on this page is subject to the restrictions on the title page of this document"





RHAX250-S Product Profile

Device	RHAX250-S
Capacity	
Equivalent System Gates	250,000
ASIC Gates	30,000
Modules	
Register (R-Cells)	1,408
Combinatorial (C-Cells)	2,816
Flip-Flops (Maximum)	2,816
Embedded RAM/FIFO (without EDAC)	
Core RAM Blocks	12
Core RAM Bits (K = 1,024)	54 K
Clocks Segmentable	
Hardwired	4
Routed	4
I/O's	
I/O Banks	8
User I/O's (Maximum)	248
I/O Registers	744
Package	
CCGA/LGA	-
CQFP	208, 352

Performance

1.5V Core; 3.3V I/O
High-Performance Embedded FIFOs
350+ MHz System Performance
500+ MHz Internal Performance
700 Mb/s LVDS Capable I/Os

Radiation Hardness Targets

TID	$\geq 1\text{Mrad(Si)}$
DR Upset	$> 1\text{E}9 \text{ rad(Si)/sec}$
SEL	Immune
SEU _{REGS}	$< 1\text{E-}10 \text{ errors/bit-day (TMR-hardened)}$
SEU _{e-RAM}	$< 1\text{E-}10 \text{ errors/bit-day (EDAC)}$



RHAX FPGA will have the identical form, fit, and function of its RTAX counterpart.



Outline

Introduction

Technology Features

150nm Rad Hard CMOS

Antifuse Programming Element

RHAX250-S Product Description

➔ **Radiation Hardness**

TID Test Results

SEU/SET Test Results

Summary and Plans



RHAX250-S Prototype Hardware

Recently built prototype RHAX250-S FPGA's have yielded functional hardware, despite anomalous Hi-V Tx junction leakage.

Modules were programmed for total ionizing dose testing.

Circuit elements tested per module:


- 12 blocks of 4Kx1 SRAM (total: 48K)
- 1408-stage DFF register string
- Two 1408-stage logic chains




RHAX250-S TID Test Results

RHAX250-S modules remained fully functional throughout testing to 2Mrd(SiO₂)

TID Core Iddq Results for RHAX250-S



TID I/O Iddq Results for RHAX250-S





TID test results on prototype FPGA's demonstrate improved hardness. Hardening process adjustments are being implemented to further enhance hardness.



RHAX250-S TID Test Results

RHAX250-S modules remained fully functional throughout testing to 2Mrd(SiO_2)



These results demonstrate prototype capability



Outline

Introduction

Technology Features

150nm Rad Hard CMOS

Antifuse Programming Element

RHAX250-S Product Description

Radiation Hardness

TID Test Results




SEU/SET Test Results

Summary and Plans



Hardened Flip-Flop Design

Uses Triple Modular Redundancy (TMR) [hard-wired]






SEU Test Circuit

BAE SYSTEMS

200-stage DFF chains
Clock: 2 MHz




Reference: J.J. Wang, W. Wong, S. Wolday, B. Cronquist, J. McCollum, R. Katz, and I. Kleyner, "Single Event Upset and Hardening in 0.15 μm Antifuse-Based Field Programmable Gate Array," *IEEE Trans. on Nucl. Sci.*, vol. 50, No. 6, Dec. 2003.



SEU Test Results

on RTAX hardware

BAE SYSTEMS




SEU Rate: 1.96E-11 upsets/bit-day*

* assumed radiation environment: GEO-min and 100 mil Al shielding



SET Analysis Circuit

DFF chain with interwoven combinational logic



Signal Frequencies: 15MHz, 37.5MHz, 75MHz, and 150MHz

Reference: M. Berg, J.J. Wang, R. Ladbury, S. Buchner, H. Kim, J. Howard, K. LaBel, A. Phan, T. Irwin, and M. Friendlich, "An Analysis of Single Event Upset Dependencies on High Frequency and Architectural Implementations within Actel RTAX-S Family Field Programmable Gate Arrays," *IEEE Trans. on Nucl. Sci.*, vol. 53, No. 6, Dec. 2006.




SET Test Results


on RTAX hardware

BAE SYSTEMS

Effective LET vs. Normalized Cross Section
(Design = 0F0L)




Effective LET vs. Normalized Cross Section
(Design = 0F4L)



Weibull fits to
SET test data

Effective LET vs. Normalized Cross
(Design = 4F8L)



SEU susceptibility increases for increasing signal frequencies and for increasing levels of logic.



Predicted SEU Rates

vs. logic level & freq.

Predicted SEU Rates (errors/bit/day) *

Levels of Intervening Logic	Signal Frequency			
	15 MHz	37.5 MHz	75 MHz	150 MHz
8-Levels	5.31E-09	7.88E-09	3.75E-08	8.17E-08
4-Levels	2.01E-09	8.71E-09	1.89E-08	6.29E-08
0-Levels	6.08E-10	5.14E-09	2.84E-08	5.84E-08

Worsening
SEU Rate

(Probability of
Generating an SET)

Logic

Frequency

(Probability of
Capturing an SET)

* assumed radiation environment: GEO-min and 100-mil Al shielding

Impact of SET on error rate depends on circuit design and signal frequency.

Further SEU Enhancements projected in Rad Hard Process



Outline

Introduction

Technology Features

150nm Rad Hard CMOS

Antifuse Programming Element

RHAX250-S Product Description

Radiation Hardness

TID Test Results

SEU/SET Test Results



Summary and Plans



Future Work - RHAX

BAE SYSTEMS

- Build more hardware incorporating identified process enhancements for improved yield and hardness
- Subject functional hardware to full battery of reliability and radiation testing
- QML qualify the RHAX process technology
- Begin full RHAX250-S wafer production to supply Actel
- Port additional Actel RTAX FPGA designs onto rad hard process technology at BAE to extend rad hard offerings.



Summary

- BAE and Actel are continuing their >12 year collaboration as rad hard FPGA suppliers.
- Next generation rad hard product is being built and tested.
- Total dose test results on RHAX250-S hardware demonstrates improved hardness over RTAX250-S.
- Single-event effects test results demonstrates product design's high tolerance.
- Electrical, radiation, and reliability testing is on-going.
- Full flight-qualified production to begin by yearend.



Acknowledgements

BAE SYSTEMS

The authors gratefully acknowledge the support for this effort provided by the Defense Threat Reduction Agency under contract DTRA01-03-D-0007 / 0004.



BAE SYSTEMS

Electronics & Integrated Solutions



" Use or disclosure of data contained on this page is subject to the restrictions on the title page of this document"

