

The LEON3 processor and SpaceWire Codec and their Application

Sandi Habinc, Jiri Gaisler

Military and Aerospace FPGA and Applications (MAFA) Meeting

> Palm Beach 2007-11-29

> > **Gaisler Research**



Outline

- Enabling technologies
- LEON3-FT
- SpaceWire and RMAP
- Devices and systems
- Applications
 - BELA (DLR, Germany)
 - SIR2 (University of Bergen, Norway)
 - Prisma (SSC, Sweden)
 - ARGO (Taiwan)
 - TacSat-4
- Conclusions



The following enabling technologies allow the development of advanced FPGA and ASIC System-on-a-Chip designs for on-board application at an unprecedented rate:

SPARC 32-bit RISC architecture:

 standardized instruction set portable between processor generations: e.g. ERC32, LEON2/3/4

Debug Support Unit:

- instruction and on-chip bus tracing
- Debug Link UART: remote read/write
- AMBA AHB/APB on-chip buses & PnP
- SpaceWire link with RMAP



- The LEON3-FT is an advanced fault-tolerant 32-bit processor integer unit implementing the SPARC V8 standard instruction set
- The GRFPU-FT is a fault-tolerant IEEE-754 compliant fully pipelined <u>floating point unit</u> supporting single and double precision (32and 64-bit floats) data formats
- The MMU-FT is a fault-tolerant SPARC V8 reference <u>memory management unit</u> with a translation look-aside buffer (TLB)
- Test silicon available since 2005 (250 nm and 180 nm)



LEON status

- LEON independently certified by Sparc International
- Verified for space use according to the stringent requirements of the European Space Agency (ESA)
- Used as reference design in the UMC low power design package
- Used as reference design by major tool vendors (Synopsis, Synplicity, Mentor, Spirit)
- Promoted by Cadence through the Open-Choice programme
- Partnership with Aldec for VHDL simulation
- Partnership with Actel for military / space applications














- High-speed data link serial interface with Data-Strobe encoding (2 Mbit/s – 400 Mbit/s)
- Point-to-point, uses routers
- SpaceWire standard is based on IEEE-Std-1355 (DS-Link from Inmos)
- ECSS-E-50-12A standard for space
- Remote Memory Access Protocol (RMAP):
 - Allows remote read and write
 - Single byte, half-word, word or burst
 - Verified write
 - Read-modify-write
 - No support required from CPU on receiving side



GRSPW: SpaceWire and RMAP





- Supports AMBA AHB with high throughput
- Supports <u>full</u> RMAP
- Fault-tolerant version /w memory protection
- Portable between technologies and tools: Xilinx, Actel and ASIC
- Small footprint on Actel (Companion Core)
- RTEMS and VxWorks drivers available

Core configuration	RTAX2000S-1	ASIC
GRSPW	2,800 / 2 / 40 / 100	10,000 gates
GRSPW + RMAP	3,600 / 2 / 40 / 100	15,000 gates
GRSPW-FT	2,900 / 4 / 40 / 100	11,000 gates
GRSPW-FT + RMAP	3,700 / 4 / 40 / 100	16,000 gates



- Devices
 - LEON3-RTAX Actel FPGA
 - GR701 Companion Chip Actel FPGA
 - UT699RH Aeroflex
 - GR-RASTA Xilinx FPGA based prototyping
- Different type of deliverables to customers:
 - LEON3FT / GRLIB-FT VHDL/EDIF netlists
 - LEON3FT-RTAX programming files
 - LEON3FT-RTAX devices



LEON3-RTAX, Actel RTAX2000S

LEON3-RTAX is a LEON3-FT implemented using Actel RTAX2000S FPGA devices

Characteristics:

- Actel RTAX2000S -1
- CCGA624 or CQFP352
- 20-25 MHz system frequency, 33 MHz PCI
- Up to 100 MBPS SpaceWire


Delivery:

- Programmed component
- Programming file
- Individual IP core netlists (supports Actel Libero design flow)
- Prototyping using commercial FBG896 parts with adapter

Several systems already shipped



LEON3-RTAX, Architecture








LEON3-RTAX, Configurations

Configuration name	Instrument Controller-1	Instrument Controller-2	Spacecraft Controller-1	Spacecraft Controller-2	Spacecraft Controller-3	Spacecraft Controller-4
Configuration ID (CID)	1	2	3	4	5	6
LEON3FT Integer Unit	Yes	Yes	Yes	Yes	Yes	Yes
Hardware multiply÷					5 *	Yes
Power down mode						Yes
Memory Management Unit			16 - 7		-	Yes
Floating Point Unit	Yes	Yes	Yes			
Debug Support Unit	Yes	Yes	Yes	Yes	Yes	Yes
UART Debug Link	Yes	Yes	Yes	Yes	Yes	Yes
JTAG Debug Link		8	- V	3 	Yes	
On-Chip Memory	4 kbytes		2 kbytes	Î		
1553 RT	1					
1553 BC/RT/MT			2	Î		
SpaceWire		2		3	2	
CAN 2.0B	1				1	
PCI Initiator/Target/Arbit.						Yes
Ethernet MAC						Yes
Memory Controller	Yes	Yes	Yes	Yes	Yes	Yes
SDRAM Support				Yes	Yes	Yes
Standard peripherals	Yes	Yes	Yes	Yes	Yes	Yes
Package	CQFP352	CQFP352	CQFP352	CCGA624	CCGA624	CCGA624




LEON3-RTAX, GR-CPCI-AX2000





PCI based companion chip implemented on RTAX2000S:

- PCI @ 33 MHz (Actel)
- 1553 @ 24 MHz (Actel)
- SpaceWire @ 100 MHz






Ethernet to SpaceWire bridge (with CAN 2.0) Supports multiple links, routing and RMAP IP tunnelling and web interface Xilinx Spartan-3 FPGA LEON3 inside Linux based



Debugging with GR701






GRMON – debug monitor

🚻 Register 🖾					🚺 Memory 🖾		4 - D	Disasser	mbly 22		
Integer Float Other						0x40000000 23				Address Code	
Register Ins Locals Outs Globals						Address	0-3	4 🔨	0x400	and a second and	^
n Regiscer	00000027	400170fc	00000027	00000000		40000000	88100000	091000	0x400		_
1	4000e2e4	40017010 4000d704	4080691e	00000000		40000010	a1480000		0x40000820 mov %psr, %l0		
2	000000000	4000d704	99999999a	4000ee20		40000020	91d02000		0x40000824 sethi %hi(0x4000d		ē.,
3	000000000	00000000	4000e90c	000000000		40000020	91d02000		0x40000828 jmp %l4 + 0x1a0		191.19
4	000000000	00000000	4080691e	4000d800	(1000)	<	91002000	>	0x4000082c nop		~
-	00000000	00000000	10000510			15-2				••••••••••••••••••••••••••••••••••••••	
🗬 Grlib 🗙					Tra	ice view 🖾				*0	
🗄 🗁 Ahb Mas	iters	~	(AHB I	nstruction Mixed					
🕀 🗁 Ahb Slav	/es		0 0 1 0 0		Tin	ne Addı	ress Inst	truction		Result	~
E Apb Slaves 7 0 34						1060 nop			[00000000]		
								[4000d714 9de3bf98]			
GAISLER_AHBUART 349				277330		read, mst=0),size=2	[4000d718 1110003b]			
				349	277331		read, mst=0		[4000d71c d40221e8]		
Ox80000100: Data			349	277333 4000d704 ta 0x0 [t			[trapped]				
	0x80000104: Sta	0.000			349	277341	ahb	read, mst=0),size=2	[40000800 91d02000]	~
	0x80000108: Cti	rl 🔟									
🖳 Console 🖾										🖹 🚮 🛃 🖬 🖬 🖬	
Farget Console											
Grmon>											-
Starting											
Denny	Tamana Ou			Dugg'-	0	iale Dublel-	Trace	FFT			_
Perm	Towers Qu	eens Int	.nun fim	Puzzle	Qu	ick Bubble	Tree	FFT			
100	183	84 2	33 183	934	1.	117 183	517	300			



Aeroflex UT699RH





The *GR-RASTA LEON2/3 Development System* is a PCI based set of processor and interface boards aimed towards the development of avionics.

A rich variety of compact PCI boards provides a large number of variations:

- Processors: LEON3, LEON2, AT697, SPW-RTC
- Buses: SpaceWire, Mil-Std-1553, CAN, Ethernet
- Peripherals: PCI, UART, JTAG, GPIO, Timers
- Memories: SRAM, SDRAM, FLASH PROM
- Spacecraft communication: CCSDS/ECSS TM/TC

Boards support ASIC, Actel and Xilinx FPGAs




GR-RASTA CPCI Crate






GR-RASTA Interface Board






- Bepi-Colombo Laser Altimeter (BELA)
- DLR (Germany)
- LEON3-FT delivered as VHDL netlist
- Bepi-Colombo, ESA's mission to Mercury
- Mercury Planetary Orbiter (MPO)
- Launch 2013
- In orbit 2019 -






- SIR-2 instrument is a highly compact, monolithic grating, near infrared spectrometer
- Chandrayaan-1, India's mission to the moon
- University of Bergen, Norway
- LEON3-FT delivered as VHDL netlist
- MIL-STD-1553B wrapper for ACTEL core
- GRLIB used
- Launch 2008





Applications – SIR2





Swedish/German technology mission to demonstrate different technologies and guidance/navigation strategies for Rendezvous and Formation Flying in space.

- Autonomous formation flying
- Homing
- Rendezvous
- Proximity Operations
- Final Approach
- Recede Operation
- Launch 2009






- Spacecraft control computer based on standard LEON3-RTAX design
- LEON3-FT delivered as a VHDL netlist
- GRLIB based design
- Customer added own IP cores
- Gaisler Research developed AMBA interface:
 - SpaceWire interface, single port
 - CAN interface, redundant ports
- 24 MHz system frequency (due to CAN)
 - RTAX2000S parts to be programmed shortly




- ARGO, Remote Sensing mission
- Taiwan National Space Organization (NSPO)
- Spacecraft control computer based on standard LEON3-RTAX design:
 - SpaceWire links
 - Std peripherals
- ACER Inc. (Taiwan)
- Carlo Gavazzi Space (I)
- RapidEye constellation
- Launch 2009





- Operationally Responsive Space (ORS)
- TacSat-4 SpaceWire link has two nodes:
 - Payload Data Handler (PDH) on spacecraft bus
 - Universal Interface Electronics (UIE) on payload
 - Connected by SpaceWire cables
- The UIE employ the Gaisler Research LEON3 processor and SpaceWire core in an Actel RTAX2000S FPGA
- Jaffe et al. ISC 2007





- LEON3-RTAX :
 - Assurance Technology Corporation (US)
 - Syderal SA (Switzerland)
 - Tubitak Uzay (Turkey)
 - INTA INTAµSat (Spain) (tentative)
- LEON3 / LEON3-FT:
 - EADS Astrium (France)
 - Ball Aerospace (US)
 - Microsat Systems Inc (US)
 - Orbital Research Inc (US)
 - General Dynamics AIS (US)
 - Zarlink Semiconductor (Canada)
 - Vineyard Technologies (US)



Conclusions

- By embracing the enabling technologies presented, several powerful system-on-achip designs have been developed in a short period of time.
- The key factors have been efficient implementation of truly re-usable IP cores, such as the GRSPW SpaceWire codec, which have been designed with interoperability and portability in mind from the start.
- This has resulted in sophisticated flight products that are being shipped to customers right now.