



Design for Radiation Effects



Melanie Berg

MEI Technologies- NASA/GSFC Radiation Effects and Analysis Group



Acknowledgements...

- NASA GSFC Radiation and Effects Analysis Group (REAG)
- Chris Perez – MEI Technologies/ NASA GSFC REAG
- Kenneth LaBel – NASA GSFC
- Fernanda Kastensmidt: Universidade Federal do Rio Grande do Sul (UFRGS)
- *Sponsor: NASA Electronic Parts and Packaging (NEPP) Program*



Motivation:

Merging Two Communities...

Radiation Effects and FPGA Design



Common Designers' Questions Concerning FPGA Insertion into Critical Systems

- What is the significance of the datasheet Radiation Performance Ratings and how does this impact design implementation?
- If the flip-flops already contain mitigation (i.e. Triple Mode Redundancy), why do upsets still exist?
- Do we need to insert additional mitigation to anti-fuse rad-tolerant devices?
- What system implications exist in order to fly Commercial devices (if any)?
 - How do I insert mitigation into the system?
 - Will a scrubber be sufficient mitigation for a SRAM based device?
 - How do I monitor failure

What's the Issue?




If something goes wrong...



**Increasing number of
FPGA devices inserted
into space missions**

**Harsh Space
Radiation
Environment**

We Can't Always do This...




Overview: From Potential Faults to Fault Tolerance



- Space Radiation Environment and CMOS Technology
- Basic Synchronous Design Concepts and Potential Faults
- General Fault Tolerant Design Strategies for Mitigating Radiation Effects
- Finite State Machines and Fault Detection Strategies
- FPGA Characterization: Understanding the Differences to Effectively meet specifications
- Implementation Strategies- Radiation Effects and Commercial Tools

Space Radiation Environment and CMOS Technology




Van Allen Radiation Belts:

Illustrated by Aerospace Corp.

Source of Faults: Ionizing Particles




- Single Event Effects (SEEs)
 - Terrestrial devices are susceptible to faults mostly due to:
 - **alpha particles**: from packaging and doping and
 - **Neutrons**: caused by Galactic Cosmic Ray (GCR) Interactions that enter into the earth's atmosphere.
 - Devices expected to operate at higher altitude (Aerospace and Military) are more prone to upsets caused by:
 - **Heavy ions**: direct ionization
 - **Protons**: secondary effects
- Composite Effects – Total Ionizing Dose (TID): The amount of energy imparted by ionizing particles to unit mass of irradiated material. Units are krads (Si).
Can be considered a limiting factor if TID is not within specifications



Device Penetration of Heavy Ions and Linear Energy Transfer (LET)



- LET characterizes the deposition of charged particles
- Based on Average energy loss per unit path length (stopping power)
- Mass is used to normalize LET to the target material



$$LET = \frac{1}{\rho} \frac{dE}{dx} ; \text{MeV} \frac{\text{cm}^2}{\text{mg}}$$

Average energy deposited per unit path length

Density of target material

Units

LET vs. Error Cross Section Graph




LET vs. σ : Aeroflex UT6325

Error Cross Sections are calculated per LET value in order to characterize the number of potential faults and error rates in the space environment

Terminology:

- Flux: Particles/(sec-cm²)
- Fluence: Particles/cm²
- Error cross section(σ): #errors normalized by fluence
- Error cross section is calculated at several LET values (particle spectrum)

$$\sigma_{seu} = \frac{\#errors}{fluence}$$



Go no Go: Single Event Hard Faults and Common Terminology




- Single Event Latch Up (**SEL**): Device latches in high current state
- Single Event Burnout (**SEB**): Device draws high current and burns out
- Single Event Gate Rupture: (**SEGR**): Gate destroyed typically in power MOSFETs

Soft Faults: Single Event Transients (SETs) and Single Event Upsets (SEUs)




- CMOS transistors have become more susceptible to incurring faults due to:
 - the reduction in core voltage
 - decrease in transistor geometry, and
 - increase in switching speeds,
- **Single Event Transient (SET)**: current spike due to ionization. Dissipates through bulk
- **Single Event Upset (SEU)**: transient is caught by a memory element
- **Single Event Functional Interrupt (SEFI)** - upset disrupts function



Radiation Tolerant (RT) vs Radiation Hard (RH): It's about The Dose Not SEU(s)



- RH is a device guaranteed to be fully operational up to a specified dosage (given in krad (Si)) .
- RH devices are generally 300 krad (Si) and above
- RT devices are usually between 100 krad (Si) and 300 krad (Si)
- Radiation Hardened By Design (RHBD) is a methodology:
 - inserting redundant circuitry
 - Changing the RC characteristics of gates or routes –filtration
 - Can sometimes refer to TID protected devices
- Beware: User's may still need to insert mitigation in RT or RH devices



Basic Synchronous Design Concepts and Potential Faults

Philosophy




- How we choose to implement and analyze our design has a direct impact on optimal fault tolerance insertion
- Bottom line is to efficiently insert fault protection when and where necessary
- Topics covered in this section:
 - Definition of Synchronous Design and Design Cycle
 - Basic FPGA Library Components:
 - Clock
 - DFF
 - Combinatorial logic
 - Methodology and Implementation
 - Static Timing Analysis
 - Asynchronous Resets
 - Repetition of logic

Synchronous Design



- A synchronous design adheres to the following definitions:
 - Number of clock regions should be minimized. All DFF's that have their clock pin connected to the same clock tree (that has minimal clock skew) are considered synchronous.
 - Asynchronous circuitry must use proper and deterministic techniques for passing data between clock domains
- A synchronous design consists of two types of logic elements:
 - **Sequential** : only accepts data at clock edge
 - **Combinatorial** : will reflect function (after delay) whenever its inputs change state. Function can be complex or as simple as a routing buffer
- Why go through the trouble?
 - The design becomes deterministic due to all critical logic paths adhering to discrete time intervals (clock period).
 - Design Tools (Simulators, Place and route, Synthesis, etc...) are easier to create.
 - A deterministic design reduces the complexity of the verification effort.

The Design Cycle: Key ... Minimize the Cycles!



Basic Synchronous Design Concepts and Potential Faults :



- **FPGA Library Components:**
 - Combinatorial logic
 - Sequential Logic: DFF
 - Clock
- **Methodology and Implementation**
 - Static Timing Analysis
 - Asynchronous Resets
 - Repetition of logic

Data Path: Some Common Basic Combinatorial Logic Blocks Found in FPGA Libraries



HDL or Schematic

```
If (input_a > inputb) then
    output <= '1';
Else
    output <= '0';
End if
```



Synthesis

LUT can incorporate SRAM + transistor logic

Gates:

Blocks of combinatorial logic dependent on FPGA library

MUX Structures



Generic DFF: Sequential Element




A DFF is clocked (sequential) logic where data is stored and reflected on the output at either the rising or the falling edge of a clock (following a clock to q delay).


```
HDL or Schematic
If (reset = '0') then
    Q <= '0'
Elsif rising_edge(clk) then
    Q <= D
End if
```



Gates




SEU strike is not frequency dependent



Synchronous Design: Clock



- The clock creates discrete and deterministic intervals
- Every DFF is connected to a clock
- Necessary to minimize clock skew from DFF to DFF
 - It's capacitive loading must be balanced (no skew)
 - Subsequently, Must not enter the data path (only connect to the "clock" pin of a DFF)
- Clock Tree can be susceptible to faults
 - Clock Tree is made out of buffers, routes, and connects
 - Each FPGA has Design guidelines on clock tree usage and circuit criticality (i.e. ACTEL=> HCLK)



Basic Synchronous Design Concepts and Potential Faults :



- FPGA Library Components:
 - Clock
 - DFF
 - Combinatorial logic
- **Methodology and Implementation**
 - Static Timing Analysis
 - Data Capture
 - Asynchronous Resets
 - Repetition of logic




Static Timing Analysis (STA)

- Concept: When will Data arrive at its associated DFF relative to the clock
- Every data path delay contained solely within each clock domain must be strictly deterministic
- Analysis is not performed across clock domains
- Asynchronous behavior is not analyzed
- Analysis...Each path is defined as:
 - Input to DFF
 - DFF to output
 - DFF to DFF
 - Clock input latency (through clock Tree to DFF clock input)
 - Clock Skew: difference in clock arrival time with respect to each DFF clock pin on the same clock tree
 - Input to Output (highly not recommended design practice – inputs should pass through a DFF)

Synchronous Clock Analysis Static Timing Analysis (STA)



Various delays within a Synchronous design





Clock Latency: significant with synchronous I/O data capture and crossing internal clock domains (more during mitigation techniques section)

STA: Setup and Hold Time for a DFF



Data arrival at any DFF must be stable between setup time (τ_{su}) and hold time (τ_h)

Data Launch from DFF1



Remember:
Analysis is not performed across clock domains

τ_d : Data Delay through combinatorial logic and routes


τ_{su}

$$\tau_d < \tau_p - \tau_{su} - \tau_{skew} - \tau_{jitter}$$

Capturing Correct Data



Positive Edge Clock Transition -
Data Can not Change



Unpredictable results

Output of DFF


METASTABLE EVENT

SET Capture with respect to Clocks, combinatorial logic and DFFs



- Transient Research:

- Generation
- Propagation
- Capture




- Process dependent

- Synchronous Design

- SET capture is frequency dependent
- High clock speed
Increase probability of SET capture
- Capture is asynchronous
– behavior is unpredictable in STA


- Newer Technology may be more susceptible to metastability

Transient can become a SEU if captured by DFF



Longer dissipation period

DFF Upset Theory: SETs, SEUs, and Frequency



Reality vs. Theory – Radiation Testing for FPGA Devices




Architecture Standardization:

- Select a SIMPLE DUT architecture
- Maximum observability
- Shift register is analogous to Scan ring testing (ATPG)

Comprehensive:


- Enhanced traditional shift register tests
 - **Combinatorial logic insertion (N=0, N=4, N=8)**
 - **Windowed output**
- Variation of system clock and data switching... Analysis of:
 - **High Frequency**
 - **SET generation and propagation (combinatorial logic insertion)**



Windowed output capture every 4 cycles: **high frequency** DUT data capture

NOTE: N=0 contains small amount of combinatorial logic

The Importance of System Frequency and Data Pattern Investigation: Actel RTAX-s Example



Comparison of Levels of Logic N=0, 4 and N=8:
LET = 74.5 MeV-cm²/mg




Asynchronous Resets

- Designers will lean towards using an asynchronous reset within systems for several reasons.
 - Depending on the functionality of the FPGA/ASIC immediate response to a reset may be necessary.
 - FPGA/ASIC must respond to a reset pulse even during loss of a clock signal.
 - During Power Up/Down, the FPGA/ASIC outputs must be in a particular state in order to not damage other board components.
- All DFFs in the design should include a reset:
Gives the system a deterministic return state


Problems with Asynchronous Resets



Some Flip Flops may see the release at different clock edges



DFFs during RESET = State DFFs should Contain At RESET Release



DFF comes out of RESET early compared to the first two DFFs


- No problems exist as the system goes into reset due to the fact that all Flip Flops will eventually enter their reset state (i.e. a deterministic state space is reachable).

- The predicament occurs when the system comes out of the reset state, If an asynchronous reset signal is released near a clock edge

Asynchronous/Synchronous Resets



- Solution: Use Asynchronous Assert Synchronous De-assert Reset circuit
- Such a design uses typical metastability filter theory. Diagram is Active Low.



SET can cause a glitch on the reset tree: Follow FPGA guidelines for global route usage




Overview: Asynchronous Faults and the Impact to Synchronous Design Circuitry

- All SETs and SEUs are asynchronous and are nondeterministic events
- STA can accurately calculate every timing path in a synchronous circuit within ONE clock domain
 - Without SEUs: Must analyze all domain crossing manually (i.e. design reviews)
 - Asynchronous SEUs will take more than STA to analyze behavior
- Common Fault signatures
 - DFF's can Flip their state
 - Clocks can glitch
 - Resets can glitch
 - Potential metastability
 - Inputs can be missed by capture logic

All must be taken into account while determining a mitigation scheme

No FPGA is 100% Fault Immune



Mitigating Radiation Effects:

General Fault Tolerant Design Strategies

SEUs and Common Mitigation Techniques




- Triple Mode Redundancy (TMR):
 - Most common type of mitigation in FPGA devices
 - Involves triplication of circuitry and majority voter insertion
 - LTMR: Localized TMR
 - GTMR: Global TMR
 - DTMR: Distributed TMR
- Dual Interlocked Cell (DICE) is becoming a very common RHBD method.
 - Designed into the DFF library cell
 - Aeroflex
 - RHBD ASICs (Boeing)
 - Unable to be implemented by a designer utilizing FPGA components
- Temporal Redundancy (TR) is used for SET mitigation: used in conjunction with hardened DFFs

Where Does the User Insert Mitigation in The Design Cycle



RTL:


- User must include attributes so that synthesis tool does not optimize out the redundancy.
- User must add attributes to Place and Route tool so that redundancy does not get removed



Gate Level Pre Place and Route:


User must verify that the original functionality is not broken. User must add attributes to Place and Route tool so that redundancy does not get removed

LTMR




Only Triple DFFs
Clocks are
untouched

LTMR Design




Caveat: SHARED DATA,
ENABLE, AND CLOCK



Another Look at LTMR



Original



Frequency independent SEU can occur from within the DFF

or SET

LTMR




LTMR: REDUCE FAULTS TO FREQUENCY DEPENDENT SEU PROBABILITIES, CLOCK TREE, GLOBAL ROUTES, AND I/O

CROSS SECTION



Frequency dependent SEU can occur from SET Capture by Clock edge or Clock Glitch


DTMR: Separation of Data Paths (SET protection)



Single shared Clock Domain

Closer look at voters
cross into voter
possible for

DTMR REDUCES SEU CROSS SECTION TO CLOCK TREE, GLOBAL ROUTES, AND I/O






Potential DTMR Caveats


- Clock Glitch
- Glitch on Global Routes (Resets)
- I/O
- Placement of redundant stings in blocks that share logic:
 - A fault can cause a short between redundant paths
 - Shared routing matrix
 - Shared route link from Cluster
 - Shared MUX
 - Can't vote out contention fault.
- Asynchronous Data Capture

Global TMR (GTMR): Separation of Clock Domains and I/O



Theoretically immune to SETs and SEUs
 (not including specific FPGA anomalies)

- All logic is triple redundant including clocks
- Vote across clock domains






Potential GTMR Caveats

- Placement (as in DTMR)
- Asynchronous Data Capture (as in DTMR)
- **Clock Skew: GTMR necessitates communication across multiple clock domains**
 - **User must take care of clock skew at the board level**
 - **User must take care of clock skew internal to FPGA**

GTMR Clock Skew and Race Conditions



- Example: Red Clock domain (as seen by DFFs) has skew relative to other domains



Total Skew:


$$\mathbf{T_{sk}} = S_{io} + S_{route} + S_{int_max}$$

S_{io} : Skew Measured at Input Boundary

S_{route} : Skew of route from Input to Clock tree buffer

S_{int_max} : Static Timing Analysis max Skew

Race condition on feedback path if its delay is faster than clock skew






Clock Skew and Race Conditions

- Board design:
 - Input Clocks: select I/O that will guarantee minimal skew from input to clock tree connect
 - Balance traces to inputs so that the three signals arrive with minimal skew
- FPGA must contain clock buffers that have minimal skew from each other
- FPGA must contain routes from Input to clock buffers that are almost the same distance
- Static Timing Analysis must be performed in order to validate
 - Maximum feedback path timing (T_{fb})
 - Maximum skew from clock inputs to DFFs
- Try to validate via fault injection if possible


$$T_{sk} < T_{fb}$$

I/O: LTMR DTMR GTMR


- Designer must be aware of design rules.
- Most Rules dictate that all outputs must be registered (no combinatorial logic before the pad)
- Voters at output become illegal
- Special cases must be made for outputs
- Bidirectional I/O are also treated as a special case



Illegal...Combinatorial logic at output. Outputs are NOT triplicated




Illegal...Combinatorial logic at output. Outputs are not triplicated



GTMR and Intellectual Property (IP) Core Insertion




- Most cores are not designed for space grade missions
- Mitigation is usually performed at I/O
 - State machines can lock up
 - Asynchronous signals can cause cores to become out of sync
- Best option is to obtain RTL version to ensure adhering to rigorous design specifications
- FIFOs are a perfect example where IP cores do not adhere critical design specifications
 - Asynchronous issues
 - Inability to correct read and write pointers



Temporal Redundant (TR) SET Mitigation




- Helps mitigate SETs
- Used in conjunction with hardened DFF (i.e. LTMR or Dual Interlocked Cell -DICE)
- Based on using delay elements and voters
- Each Delay must be greater than maximum transient width



Temporal Redundant (TR) SET Mitigation




- Not 100% but significantly reduces the SEU cross section
- Delay slows down critical paths – affects operational performance



SEU cross section is reduced to:


- (1) TR voter
- (2) potential routing links between the TR and LTMR
- (3) the LTMR voter
- (4) SETs wider than delay



width of SET pulse
time between rising edges of SET

In order to filter SETs:


$$T_{delay} > T_{set}$$



Finite State Machines (FSMs) and Fault Detection Strategies

Finite State Machines

- The structure consists of four major parts:
 - Inputs
 - Current State Register
 - Next State Logic
 - Output logic



$$\text{Next State} = f(I, G, D)$$

I: Inputs


G: Combinatorial Gate logic

D: Current State Flip Flops

Encoding Schemes: 5 State Example



- Each state of a FSM must be mapped into some type of encoding (pattern of bits)
- Once the state is mapped, it is then considered a defined (legal) state
- Unmapped bit patterns are illegal states




Encoding Schemes



Registers: Binary Encoding


STATES (5):

IDLE :000
STATE1 :001
STATE2 :010
STATE3 :011
STATE4 :100



$\text{Int}(\text{Log}_2(\text{states}))$

Good state : SEND_DATA



Registers: One Hot encoding

STATES (5):

IDLE :00001
STATE1 :00010
STATE2 :00100
STATE3 :01000
STATE4 :10000



One Bit per State




Safe State Machines???

- A “Safe” State Machine has been defined as one that:
 - Has a set of defined states
 - Can deterministically jump to a defined state if an illegal state has been reached (due to a SEU).
- Subsequently (by definition):
 - Does not reduce error cross section (no redundancy).
 - Does not necessarily provide error detection for the rest of the circuitry
 - Will insert a substantial amount of additional logic for implementation
 - Is itself susceptible because there is no redundancy
- **Question... How safe is this?**


Binary Safe State Machines???



Using the "Safe" attribute will transition the user to a specified legal state upon a SEU



Using the "Safe" attribute will not detect this SEU: Could cause detrimental behavior



Good State

	2	1	0
1	0	0	

P(E): probability of flipping into alternate state

$$P(E_{goodState}^{11}) > P(E_{badState})$$

STAT
IDLE
TURN
TURN

One-Hot vs. Binary



- Implementation:

- Binary: Number of DFFs = $\log_2(\text{states})$. Uses decoding logic for next state circuit
- One Hot: Implemented as a shift register. Minimal decoding logic for next state circuit

- Outputs

- Binary: outputs depend on every dff + decoding logic
- One hot: outputs depend on dff of active state – will reduce error cross section in an antifuse device


- Error Detection

- Binary:
 - can not detect an unanticipated move into a mapped state
 - Can only detect moves into unmapped states
- One hot:
 - very difficult to erroneously move from one mapped state to another (takes two flips – one must include the bit that is turned on)
 - Subsequently, Can easily detect moves into unmapped states

Proposed SEU Error Detection: One-Hot




- One-Hot requires only one bit be active high per clock period
- If an SEU occurs,, then an error will be detected by the XNOR.
- Combinational XNOR over the FSM bits is sufficient for SEU detection
- Error Detection can be used to deal with the upset (i.e. reset FPGA)
- XNOR is redundant circuitry. The designer must add appropriate attributes or it will be removed by synthesis



Monitoring Failure and System Response



- Sometimes watchdogs are not enough
 - Outputs may need specific monitors
 - Watchdog communication circuitry can be active while other circuitry is not.
- After fault detection, keep system response simple
 - Verify system response via fault injection (when possible)
 - Design review must be rigorous
 - Complex system response may be difficult to completely verify
- Current surge protection should be inserted on the board



FPGA Characterization: Understanding the Differences to Effectively Meet Specifications



Flight Project FPGA Selection Criteria:



- Reliability
 - Voltage
 - Temperature
- SEE
 - Hard faults: TID/SEL
 - Soft faults: SEUs and SETs
- Number of Mega-Operations Per Second (MOPS)
 - Internal clock frequency
 - Number of operations performed at each clock edge
- Area/Power restraints
- Ease of implementation
- Cost
- **FPGA differences must be well understood in order to obtain the most efficient implementation for each mission**

Configuration: A Major Difference between FPGA Classes



- FPGAs contain groups of preexisting logic: **HARDWARE**

- Configuration:
 - Arrangement of pre-existing logic
 - Defines Functionality
 - Defines Connectivity

- Common types
 - One time configurable
 - Re-configurable

CONFIGURATION TYPES



One Time Configurable

Re-Configurable

Antifuse

SRAM - Based

FLASH - Based





Configuration SEU Susceptibility

- SEU Hardened - Antifuse
 - Configuration is fused into the device –
 - one time configurable
 - Available at power up cycle
 - Not susceptible to SEU
 - Reliability and Dose characterized to acceptable bound
- SEU Tolerant– non-volatile (FLASH)
 - Configuration is store in non volatile memory –
 - Re-configurable
 - Available at power up cycle
 - Slightly susceptible to SEU
 - ~~Dose is a big issue (currently 10-20KRad)'~~
- SEU Susceptible - SRAM
 - ~~Configuration is store in SRAM memory –~~
 - Re-configurable
 - Must re-configure during every power cycle
 - Reliability and Dose characterized to acceptable bound



Antifuse Example: ACTEL

- **Architecture**
- User Inserted Mitigation
- Verification (beyond Simulation)


SEU Hardened Antifuse FPGA Devices (Actel)



- Hardened Global Clocks with minimal skew (HCLK)
- Hardened Global routes (used for resets)
- Configuration is fused (no transistors) and is thus “HARDENED” – not affected by SEUs
- LTMR at each DFF: Voters are glitch free and are not susceptible (tied together)
 - Uses a wired “OR” to create voter and is embedded inside DFF CELL (RCELL)
 - Wired “OR” is not available to the designer as a usable component
 - Subsequently, a voter created by using library components is susceptible and not as efficient as a RCELL
 - Users should not try to create their own DFF cells (tying together combinatorial logic and inserting their own voter).
 - SEU susceptible
 - Will not adhere to skew requirements as the RCELLs connected to HCLK
- Each cell instantiation contains extra combinatorial logic and can be SET susceptible: Enables, MUXes and route connects




ACTEL: RTAX-S device



-S RadTolerant FPGAs 2007

ACTEL: RTAX-S Device; LTMR and Single Event Upsets



[Actel, RTAX-S RadTolerant FPGAs 2007]




RTAX-S/SL RadTolerant FPGAs

Radiation Performance

- SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy (TMR)
 - Immune to Single-Event Upsets (SEU) to $LET_{TH} > 37$ MeV-cm²/mg
 - SEU Rate $< 10^{-10}$ Errors/Bit-Day in Worst-Case Geosynchronous Orbit
- Expected SRAM Upset Rate of $< 10^{-10}$ Errors/Bit-Day with Use of Error Detection and Correction (EDAC) IP (included) with Integrated SRAM Scrubber
 - Single-Bit Correction, Double-Bit Detection
 - Variable-Rate Background Refreshing
- Total Ionizing Dose Up to 300 krad (Si, Functional)
- Single-Event Latch-Up Immunity (SEL) to $LET_{TH} > 117$ MeV-cm²/mg
- TM1019 Test Data Available
- Single Event Transient (SET) – No Anomalies up to 150 MHz

Anomalies?



Comparison of Clock Frequency and Data Pattern. LET = 55 MeV-cm²/mg

> 2.5 \times magni

Antifuse: User Insertion of Additional Mitigation for Highly Critical Applications



- LTMR: Device already contains LTMR. The susceptibility is in the shared data path. Additional LTMR will not remove SETs (may even increase SETs because of additional voter insertion)
- DTMR: best solution. Clocks, Resets, and configuration are hardened. This will protect against SETs
- GTMR: Can be overkill. But for highly critical missions will give extra protection on clock and reset trees plus I/O
- Remember: most missions do not require the additional mitigation to antifuse devices

Antifuse: Verification beyond Simulation



- Ground Testing using Engineering Model
- Fault injection is possible but rarely done
 - Performed as a black box (toggling inputs)
 - User can place Design for Test (DFT) structures in the engineering model – but
 - will need to be removed for Flight part
 - Will change timing and will require additional time to verification cycle because of multiple runs of engineering devices
- Built in Self Test (BIST)
- Boundary Scan via JTAG




SRAM Based FPGA Example: Xilinx Virtex 4 Series

- **Architecture**
- User Inserted Mitigation
- Verification (beyond Simulation)

Configuring Xilinx Devices




- Configuration is stored in SRAM
 - Advantage: Can change functionality while in flight
 - Disadvantage: Configuration is stored in SRAM and is SEU susceptible
 - Devices need to be configured at power up
 - Configuration is loaded into the Xilinx Device through the JTAG or SelectMap Interface
- Additional hardware necessary for (re)configuration
- There are no SEU hardened structures
- Additional design complexity necessary for mitigation





General Virtex FPGA Architecture

Xilinx FPGA




SEUs in SRAM Configuration: CLB and Routes



CLB = 4 slices



DFF fault can not be corrected by scrubbing



Configuration memory bits

LUT function is incorrect with a Configuration bit flip (corrected by scrubbing)
 – Its affects of incorrect functionality is not corrected by scrubbing

SETs in SRAM-based FPGAs : CLB slice



CLB = 4 slices

SET may be captured by the DFF.

$$P(\text{SET}) \ll P(\text{SEUConfig})$$


Routing SEUs



FPGA Design and SEE Effects SERESSA 2007 Fernanda Lima Kastensmidt: UFRGS

Direct connections:

Hex connections:




Each have static connections to the configuration memory and are all susceptible to SEU strikes


Other sensitive structures

SEFIs


Input and Output Blocks (IOB)




Digital Clock Manager (DCM)



Power-PC Hard IP



Multi-Gigabit Transceivers (MGT)



Can't Mitigate

- Power on Reset (POR)
 - Low probability of occurrence
 - Signature: done pin transitions low, I/O becomes tri-stated, no user functionality available
 - Solution: reconfigure device
- SelectMap and JTAG Controllers
 - Low probability of occurrence
 - Signature: loss of communication, read access to configuration memory returns constant value.
 - Solution: reconfigure device

Can Mitigate

- Global Routes (Clocks and Resets)
 - Clock tree or reset tree
 - Probability of occurrence is significant
 - Signature: State space is totally disrupted Solution: reset device



SRAM Based FPGA Example: Xilinx Virtex 4 Series

- Architecture
- User Inserted Mitigation
 - Logic
 - Scrubbing
- Verification (beyond Simulation)

Xilinx: Radiation Tolerant Parts



Guaranteed Radiation Assurance

Virtex-4QV FPGAs are guaranteed to be free of single-event latch-up (SEL) in the presence of SRAM-based FPGAs in flight. Xilinx, with JPL founded the SEE Consortium for characterization and report the results at <http://parts.jpl.nasa.gov/resources>

Total Ionizing Dose—Xilinx ensures that device performance meets electrical specification requirements at 300 krad.

• Single-Event Latch-Up

incorporates a thin layer of silicon nitride for latch-up immunity. Xilinx and the consortium verified immunity to heavy ion, proton, and neutron environments at 300 MeV-cm²/m².

• Single-Event Upset

Xilinx conducts additional experiments in heavy ion, proton, and neutron environments in order to measure and document the susceptibility and consequence of SEU(s). The SEE Consortium oversees and validates the test methods, empirical data collected, and resulting analysis.

In conjunction with the SEE Consortium, Xilinx develops beam-tested, upset mitigation solutions. For mitigation, Xilinx provides triple modular redundant reference designs, configuration memory scrubbing application notes, and the TMRtool™ for automating error-free triplication of designs destined for space.

Not to be confused with RHBD. Logic is still susceptible

Xilinx conducts additional experiments in heavy ion, proton, and neutron environments in order to measure and document the susceptibility and consequence of SEU(s)

Many systems may not require mitigation:


- Data processing (SEL)
- Non critical controllers

User must insert mitigation to reduce SEU cross section if required by system

Xilinx has a TMR tool and support for mitigation insertion (XTMR)



Xilinx and XTMR



Start with non redundant paths of logic

1. Triple everything
2. Insert voters after DFFs that contain feedback

3. Place and route must be taken into consideration with mitigation approach

- Configuration is sensitive: Need to triplicate data paths to protect:



- Logic
- Routes

- Clocks are sensitive: Need to triplicate clock domains

- GTMR is the best solution

- Xilinx offers XTMR



Mitigation with Respect to Place and Route



**R
O
U
T
E
S**

CLB Slice


Mitigation with Respect to Place and Route



**R
O
M
E
S**

1. Additional voters will not help this situation
2. Additional voters adds to congestion
3. Additional voters lead to higher probability of two voters being placed in a common CLB (increase in error cross section)
4. Additional voters adds to STA problems

Additional Voters and STA: Example with 16ns Time Constraint



Will not make
timing: $10\text{ns} +$
 $3\text{ns} + 8\text{ns} > 16\text{ns}$
constraint

Guaranteed minimal skew
Too much skew



STA will not report the
timing error because it
is across clock domains
Best to have Voters anchored at DFF
Boundaries

XTMR – Capturing Asynchronous Input data




Dynamic Analysis:

- Timing wrt to operational clocks and changing data
- Takes into account asynchronous signals






Time Domain Considerations: GTMR Single Bit Failures ...Not Detected by Static Node Analysis



Voters and Asynchronous Signal Capture



- Place voter after metastability filters
- It satisfies skew constraints because voter is anchored at DFF control points



SRAM Based FPGAs and other Mitigation Strategies




- Beware of mitigation schemes that do not triplicate the clock domains
 - Should triplicate because clocks are susceptible
 - DTMR may not be sufficient
 - Partial mitigation schemes may not be sufficient
- Other Mitigation strategies can be placed in conjunction with GTMR (XTMR)
 - Scrubbing (obvious)
 - State Machine error detection
 - General EDAC circuitry

Scrubbing: An Enhancement to XTMR



- Does not decrease SEU Rate
- Protects against accumulation of configuration upsets
 - Writes over incorrect bit with correct data while system is fully operational
 - Multiple errors can break XTMR. Scrubbing will help because it will decrease accumulation
 - Scrubbing will not protect XTMR against a Multiple Bit Upset (MBU) (one strike hitting multiple nodes at one time).



Correcting Virtex Configuration Upsets: Scrubbing



- As with configuration, additional Hardware is required
 - Memory
 - Controller (dependent on scrubbing implementation)
- System stays fully active
- Internal configuration registers can be overwritten (optional – preferred)
- Altered configuration bit stream is downloaded to the Virtex FPGA
 - Commands are changed to not bring down system
 - BRAM should not be overwritten (if used)
- Scrubbing can not fix all events
 - Configuration interface Upset
 - Configuration CRC Upset (applicable to read-back scrubbers)
 - Upset to non-writable configuration bits
 - DFF upsets
- Does not guarantee 100% availability – will need to reconfigure at some point

Types of Scrubbing



- Read-Back with correction upon error detection
 - Reads each frame
 - Uses CRC for error detection/correction
 - CRC correction is limited by the number of errors
 - Writes the corrected frame back to the configuration memory
 - Uses readback and mask files (similar types of files to configuration bit files)
- Internal Scrubber: Xilinx ICAP and FRAME_ECC cores
 - Xilinx Proprietary core
 - Uses internal interface (ICAP) to reach selectmap parallel port
 - Utilizes Read-back with Single Error Correction and Double Error Detect (SECDED)
 - SECDED is not as powerful as CRC
- Blind Writes or (Blind Scrubbing)
 - Always writes the correct configuration data
 - No readback – not CRC driven
 - Can reuse portion of the configuration bit file (no need for extra files).
 - Very simple to implement
 - Requires less hardware due to reusability


Configuration Bit-File and Hardware Reuse: Blind Scrubbing



Commands Change:


- Don't bring down the device
- Write a smaller number to the FDRI register (will not write over BRAM area)
- Be Aware: CRC value is different (or can turn it off while scrubbing)

Scrubbing Bit File



Configuration Data:

- Values do not change
- Just less bytes to write for scrubber




Thus can reuse configuration hardware to scrub!!!!

XTMR and Additional Considerations



- Triple the design within the Xilinx FPGA device (including I/O)
- Will consume $\gg 3x$ of original area
- Simultaneously Switching outputs (SSO)
- Use an external FPGA to scrub and configure the Xilinx FPGA
- Need additional memory for configuration and scrubbing

XTMR Insertion is Complicated to Verify



Xilinx XTMR vs. Antifuse Embedded TMR



Discrete state space is $\approx 2^{\#DFFs}$

Insertion of XTMR to Xilinx

- 3.5x < average area increase < 5x
- I/O speed may be jeopardized (Simultaneously Switching Signals)
- Internal operational speed can be decreased
- **Provides greater SET protection**

	Device Contains Mitigation	# FLIP FLOPS reported by Datasheet	# User TMR FLIP FLOPS
RTXSX72	Yes	4000	<4000
RTAX2000S	Yes	<21,000	<21,000
XILINX V4 – LX25	NO	<22,000	<6,000
XILINX V4 – SX55	NO	<50,000	<13,000



SRAM Based FPGA Example: Xilinx Virtex 4 Series

- Architecture
- User Inserted Mitigation
- **Verification (beyond Simulation)**

SRAM Based Devices: Verification Strategies beyond Simulation



- Ground testing: Engineering Model not necessary - reconfigurable
- System validation is more complex
 - Memory Diagnostics
 - Configuration/Scrubbing
 - Signal Integrity (can be complicated due to XTMR)
 - Mitigation Validation
- Fault Injection is feasible:
 - Configuration bit injection
 - Logic (Data Path) noise injection
 - Feasible because of reconfigurable logic
 - Final design will not contain the noise

Configuration Bit SRAM Based FI: Two Major Categories



● Static Injection:

- System is down: Change bit in configuration bit file
 - Bit flip is usually Manually performed
 - Can build a controller or use software to change bit
- Reconfigure the DUT: Download configuration to DUT via manufacturer software or specialized controller
- Start operation: DUT powers up with faulty configuration
- Monitor outputs



● Dynamic Injection:

- All injection control is performed via the controller
- Configuration bit flips are done while DUT is fully operational
- Use a scrubber to scrub in faults to the configuration memory
- System is not brought down – fault can be injected at any time or state of operation
- Provides real-time asynchronous fault injection while system is at-speed
- **Subsequently, can control when (what state of DUT operation) the bit upset gets scrubbed into configuration**

Data Path Fault Injection



- Internal logic (Noise)
 - Clocks Trees
 - Data Paths (combinatorial logic and DFFs) (Design for Test (DFT) circuits are necessary)
- Skew determination/validation




Additional Fault Injection Considerations



- Dynamic testing is a must
 - Catch time dependent faults such as skew
 - Test state dependent faults
- State space is very limited for complex designs
 - Determine how long each test must run for faults to propagate to observation point
 - Random bit flips are good for complex designs
 - However, potential corner case bits should be selected for testing
 - May not be able to invoke a state in a realistic time frame for test – NASA REAG FI system helps address this issue
- **Does not provide a space environment error cross section – has nothing to do with LET and fluence**

Particular bit flip may only affect logic in State2 but tests go no further than State 0




Example: May take weeks to get from State0 to State 2; however once in state 2 the system stays there- how do we test? DFT insertion?

Example: NASA Radiation Effects and Analysis Group (REAG) Automated Xilinx FI System



• Reusable circuitry: Can use the same hardware for configuration control and fault injection

Configuration Bit Stream is downloaded and stored on local memory to the fault injector – part of automation process



• Implemented while system is fully operational

Real Application of Fault Injection and Xilinx XTMR Validation : Results



Results Clock skew

- Circuits can operate with skews $< 500\text{ps}$ with no fault. However, skew will be too large for XTMR correction during a SET event
- Tolerable Clock Skew is design dependent
- Must perform timing analysis of total skew before design implementation (if skew is too large - i.e. 1ns you will waste your time)

Results - Noise Fault injection (clock tree and data paths:

- Determined no failures in data path or clock fault injection if clock skew $< 450\text{ps}$ (however, found different skew limitations for various designs)

Results of single bit fault injection:

- Found a small number of errors existed (SEU in XTMR design can cause an error)
- Was design and placement dependent
- Worked with Xilinx and determined that the bits that caused fault were route control bits as expected



```
Process(sysclk,reset)
```

```
If reset = '0' then
```


```
    dff <= '0';
```

```
Elsif (rising_edge(sysclk) then
```


```
    Dff <= E1 xor E2 xor E3
```

```
End if;
```

```
End process
```



Radiation Effects and Commercial Tools



Antifuse devices: Clock and Reset instantiation



- Space-grade antifuse devices contain hardened global routes:
 - Clocks
 - Resets
- It is best practice for the designer to instantiate the appropriate clock tree buffers
- Synthesis (Precision and Synplicity) tools understand the hardened routes and will automatically place clocks and resets on the global routes



Safe State Machines

- Normal Mode (with no safe attribute applied):
 - Default/others clause is ignored by synthesis tool
 - Impossible to code in unreachable states (states that occur by just a bit flip and not actual next state logic)
- Precision and Synplicity have responded to the Aerospace industry and have provided a “safe” state machine option
 - Does not provide mitigation
 - Provides detection and a jump to a designated state
 - User must insert additional recovery circuitry (i.e. do not just only apply the safe attribute to a state machine)
- If not utilized correctly, recovery can either be unsafe or unfeasible

Example: Safe FSM Operation in Precision



- Implements all possible states (including those unspecified in RTL)
- “Invalid States’ transition to state specified in “default”/“when others”
- Subsequently, Go to behavior for bits
- Precision indicator be pro
- user

Safe FSM

Invalid state



State defined for error reporting

Default



Have a recovery scheme – don't just use the safe option without error Detection/indication so that the entire FPGA can respond to the error



States defined for normal FSM operation



Compliments of Mentor Graphics

XTMR




- XTMR is a tool offered by Xilinx specifically for Virtex II, Virtex IV, and Virtex V families
- Implements GTMR
- Module selectable
- I/O selectable
- Removes Half latches and brings the constants to output pins (found not to be 100% in Virtex IV devices)
- Currently, best choice for Xilinx devices – recognizes SEU and SET Virtex specifics
- User must take the responsibility of skew minimization as earlier presented
- Always check that voters have been inserted properly
- Biggest Caveat – how do you verify that original circuit is not broken by XTMR insertion

Mentor Graphics FPGA Synthesis and Equivalence Checking



- RTL \Leftrightarrow Gate-Level equivalency checking with FormalPro™
- Catch all functional errors without simulation time or setup
 - Increases confidence in mapping result
- Supports all major vendors
- Automated setup of FormalPro from Precision
- Supported Precision optimizations
 - Merged registers
 - Duplicated registers
 - Inferred counters
 - Inferred static SRL
 - Eliminated registers
 - Re-encoded FSM
- *Supports LTMR*
- *Promising for XTMR*



User Implemented Redundancy



- Redundancy is required for mitigation
- Synthesis tool removes redundant logic (area optimization)
- Verify that mitigation reduces the error cross section – otherwise it adds to the system complexity
 - verification
 - implementation
- User must place attributes on mitigation logic during synthesis and during place and route
 - Syn_keep
 - Syn_preserve
 - Don't_touch
 - No_optimize

Summary: Goal of Presentation



- Bridge the gap between radiation effects and design communities
- Answer common designers' questions so that flight-project design cycle time and system cost can be effectively reduced
- Help prevent the creation of impracticable systems due to the incorrect implementation of COTS insertion within space flight projects.

Summary (Notes)



Space Radiation Environment and CMOS Technology:

- CMOS transistors have become more susceptible to incurring faults due to:
 - the reduction in core voltage
 - decrease in transistor geometry, and
 - increase in switching speeds,
- Defined Key terms: SEU, SET, SEL, TID, SEFI
- Illustrated ionization effects

Basic Synchronous Design Concepts and Potential Faults

- Discussed synchronous deterministic behavior and analysis embedded in asynchronous fault environments requires additional inspection beyond STA
- Defined the role of a clocks, DFFs, global routes, and combinatorial logic with respect to SEUs

General Fault Tolerant Design Strategies for Mitigating Radiation Effects

- The Benefits and caveats of various mitigation implementations were presented
 - LTMR, DTMR, GTMR
 - DICE
 - Temporal Redundancy

Summary (Notes)



- State Machines
 - Discussed how safe “safe” state machines actually are
 - Safe state machines do not contain redundancy (no correction just detection)
 - Users must be aware of encoding schemes and potential increase in error cross section
 - One hot is the safest encoding scheme
- FPGA Characterization: Understanding the Differences to Develop a Comprehensive Analysis
 - Illustrated the difference between Antifuse and SRAM devices
 - Discussed Data Sheet interpretation
 - Presented common mitigation techniques specifically per device:
 - LTMR – Antifuse
 - GTMR (XTMR) and scrubbing for SRAM based
 - Noted the existence of hardened global routes and configuration in antifuse devices
 - Listed an estimate of usable DFFs for SRAM vs. antifuse devices in a mitigated environment



Summary (continued)

- Radiation Effects and Commercial Tools
 - Presented specific attributes of common user tools geared towards space grade FPGA designs
 - Discussed the use of Formal checkers
 - Noted the importance of including attributes to synthesis and place and route tools when implementing mitigation

Most Importantly:

- **There is no one button solution for insertion of complex devices with complex applications into critical space systems.**
- **It is now a necessity for designers to take into account Radiation Effects Information at all levels of the Design Cycle**