

# A 650Mb/s (8158,7136) Low-Density Parity-Check Decoder Utilizing a Virtex 4 LX200 FPGA


---

L. Miles, D. Fisher\*, V. Sank\*, P. Yeh\*\*, W. Fang\*\*, S. Whitaker, and G. Maki

CAMBR, University of Idaho, Post Falls, ID

\*MEI Technologies, Seabrook, MD

\*\* NASA Goddard Space Flight Center, Greenbelt, MD



# Coding Basics

---

## □ Channel code

- Set of binary vectors -  $c$
- Easily distinguished in presence of noise

## □ $c = uG$

- $u$  is the  $k$ -bit message
- $G$  is an  $k \times n$  generator matrix

## □ $cH^T = 0$

- $H$  is the  $(n-k) \times n$  parity check matrix

# Low Density Parity Check Codes

---

- Linear Block Code
- Gallager (1962)
- Approaches the Shannon Limit
  - Closer for long code lengths
  - Closer for higher iteration count
- Complexity
  - Transistor count
  - Interconnect

# LDPC Code Basics

---

- Parity check matrix  $H$ 
  - Low density of 1's
  - Decoding properties
- Generator matrix
  - Derived after determining  $H$ 
    - Gauss-Jordan reductions
    - Structure
      - Cyclic
      - Quasi-cyclic

# Code Specifications

---


- Quasi-Cyclic (8176,7154)
- Shortened for easy interface
  - (8158,7136)

# H-matrix


---

$$\mathbf{H} = \begin{vmatrix} \mathbf{C}_{1,1} & \mathbf{C}_{1,2} & \mathbf{C}_{1,3} & \cdots & \mathbf{C}_{1,14} & \mathbf{C}_{1,15} & \mathbf{C}_{1,16} \\ \mathbf{C}_{2,1} & \mathbf{C}_{2,2} & \mathbf{C}_{2,3} & \cdots & \mathbf{C}_{2,14} & \mathbf{C}_{2,15} & \mathbf{C}_{2,16} \end{vmatrix}$$

# Decoder Block Diagram




# Decode Engine Block Diagram







# C-Node Block Diagram



# C2F Edge Block Diagram




# Tree Unit Block Diagram



# F2C Edge Block Diagram

---



# GSFC LDPC Decoder Test Setup


---

- Various signal to noise
  - Functional testing
- Long duration 4.4dB Eb/No
  - $8.84 \times 10^{-15}$  BER
  - $1.18 \times 10^{-11}$  FER
  - 15 iterations
    - No erroneous decodes yet detected




URAD parts  
all channels X-8-9980

**CAUTION**  
TEST IN PROGRESS  
DO NOT DISTURB





SENT CW CNT  
OVER FLOWS



MARKER



P6 VIRTEx-4 LX DEVEL



ANNET

AD5-104-01-DEV-1031-A

TRAD 7011

# CAMBR LDPC Decoder Test

---

- Same FPGA board used
- Random nonzero code words
  - Functional verification
- High Noise tests
  - Uncorrectable in 15 iterations
  - CRC to verify functionality versus software





# GSFC System Test

---

## □ System test

### ■ LDPC encoder

#### □ CAMBR custom chip

### ■ High Rate Baseband Modulator




#### □ CAMBR semicustom chip

### ■ Demodulator

### ■ LDPC decoder

#### □ CAMBR FPGA









ATTENTION  
ELECTROSTATIC  
SENSITIVE AREA  
DO NOT TOUCH

ROHDE & SCHWARTZ SIGNAL GENERATOR 100 MHz, 433 MHz, 800 MHz  
120000000  
-1000  
-100

OSCILLOSCOPE

Table with 2 columns and 10 rows of data.

Table with 2 columns and 10 rows of data.

Table with 2 columns and 10 rows of data.

Table with 2 columns and 10 rows of data.

Table with 2 columns and 10 rows of data.

# Summary

---

- Motivation for FPGA
  - FPGA > 200 Gig arithmetic ops/second
  - Parallel operation
  - CPU comparison
    - Assuming CPU does 8 G/ops then 25X
- Advantages & Disadvantages w/FPGA
  - Advantage: Easy to change functionality
  - Disadvantage: Limited routing & Logic
- Design
  - HDL: System Verilog to VHDL
  - About a year to decode core including random number generator
  - Longer for testing, front/backend interface

# Summary Part II

---

- LDPC vs other ECC
  - Better performance than Reed Solomon for random errors
  - Better SNR than non soft error ECC's
- Implementation limitations
  - Interconnect routing
  - Number of FF's
  - Algorithm chosen to minimize both above
  - Initial synthesis step concluded insufficient number of FFs
  - Due to architecture, mapping phase resolved issues