



Designing for Acceleration

Ray Andraka, P.E., President
Andraka Consulting Group, Inc


DSP with FPGAs since 1994

Why?

How?




Example: Filter in FPGA




$$y_{[k]} = \sum_i (x_{[k-i]} \cdot C_i)$$

Lower Power *per sample*




Obstacles to Success

Software Centric Algorithms




Floating Point




Immature Design Tools



Hardware DSP Expertise




Competing Design Goals




FPGA Proficiency

Tools *generate*,
they cannot *innovate*


Path to Success




Algorithm Development



Example: Floating Point




Floating Point Reduction




Example: Modified Algorithm

$$\text{mu} = (\text{mu_int} + (1 - \text{DDS} / \text{DDS_inc})) / \text{Pd_in};$$




Constant Approximation

$$\text{mu} = (\text{mu_int} + (1 - \text{DDS} / \text{DDS_inc0})) * \text{Freq_in};$$




Substitution

$$\text{mu} = (\text{mu_int} + 1) * \text{Freq_in} - \text{DDS} * \text{Freq_in} / (2 * \text{Freq_in});$$




Multiply constant by count

$$\text{mu} = (\text{mu_int} + 1) * \text{Freq_in} - \text{DDS}/2;$$



Translate to hardware



Block Diagram

500 MS/sec


250 MS/sec

125 MS/s max


2 samples/clk

1 clk / sample


2 clk / sample




Sharing & Duplicating




Data Flow Control




Control / Status Interface





Faster Control / Status



Shift Register Access




High Fan-out Controls



Pipelining


$$\text{Minimum clock cycle} = T_{co} + \Sigma T_{pd} + T_{su} = 30\text{ns}$$



$$T_{co} = 1\text{ns} \quad T_{pd} = 9\text{ns}$$


$$T_{pd} = 10\text{ns}$$

$$T_{pd} = 9\text{ns} \quad T_{su} = 1\text{ns}$$



$$\text{Minimum clock cycle} = T_{co} + T_{pdmax} + T_{su} = 12\text{ns}$$

Suitable IP?



Design Capture

- Which HDL?
- Hierarchical design
- Floor-planning
- Help synthesis

Simulation

- Functional only
- Bottoms up simulation
- Use hierarchy
- Test vectors from model
- Check logic correctness


Compile

- Synthesis
- Verify structure
- Floorplanning
- Place and route

Design Verification

- Functional simulation?
- Verify pin-outs
- Static timing analysis

Timing Simulation is Bad



Test & Integration

- Use re-configurability
- Verify board first
- Simple software tests
- Share test programs

Keys to Success

- Algorithm design
- Use Hierarchy
- Exploit parallelism
- Simplify controls