



Rapid Architectural Exploration: Using Faster Design to Implement Faster Designs (Faster!)


```
import FIFOF;
typedef BIT[32] DataT;
module out_fifo_02_01_01 {
  Integer data_depth = 16;

  function BIT[32] determine_queue(DataT data);
  return fifo[0];
  endfunction

  FIFOF(dataT) inbound1;
  int2sig[FIFOF](data_depth)(the_inbound1[inbound1]);
  FIFOF(dataT) asc_inbound1;
  int2sig[FIFOF](data_depth)(the_asc_inbound1[inbound1]);
  FIFOF(dataT) outbound1;
  int2sig[FIFOF](data_depth)(the_outbound1[outbound1]);

  when eq0 (True):
    dataT in_data = inbound1[0];
    FIFOF(dataT) out_queue =
      determine_queue(in_data);
    out_queue.empty_data;
    inbound1.deq;
    andsig[1:0];
  endmodule; out_fifo_02_01_01
```

MAPLD September 15, 2008



A few assertions...

- Fast design = faster designs
 - The best architecture determines the fastest, smallest, lowest latency, highest performance design
 - Architectural exploration is key to achieving the best architecture
- RTL ≠ fast design
 - Hardware is concurrent, with shared resources
 - You cannot design hardware faster (generally) without raising the level of concurrency: especially complex algorithms, control logic and system composition

Atomic transactions:

the only high-level abstraction for concurrency in hardware design



Faster design:

faster implementation, faster changes, fewer bugs, powerful parameterization



Better designs:

faster, smaller, lower latency, highest performance. You pick!


What is Bluespec?

- **Hardware design language equivalent of the advance from assembly language to C/C++**
 - Commensurate productivity & capability improvements over RTL, while keeping designers in 100% control of architecture
 - Synthesizable language extensions (BSV) to SystemVerilog
 - Bluespec Compiler (BSC) generates synthesizable Verilog and cycle-accurate models from BSV
- **General purpose solution**
 - Applicable to all levels of detail – from executable spec to implementation
 - Applicable to all component types – datapath, control, state machines, interconnect, transactors, testbenches, models, ...
 - Seamless environment unifies architecture/modeling, implementation & verification
- **Proven: world-class systems and semiconductor companies providing impressive proof points**
 - Architectural exploration, synthesizable testbenches, RTL replacement
 - Processors, wireless, video, multimedia, memory controllers, ...



And others (e.g. large microprocessor company, large computer systems company, large search company, ...)

Bluespec is the next step in hardware abstraction



Bluespec high-level language (BSV)

Raises level of thinking, allowing bigger, more complex problems to be attacked

Eliminates tedium of low-level hardware control logic implementation

Enables quick and easy design changes to try multiple alternative implementations

Retains architectural expression for the QoR of hand-coded RTL

Bluespec high-level compiler (BSC)


Quickly and correctly generates low-level control logic

Eliminates a large number of bugs that would otherwise occur in low-level logic

Supports end-user tool extensions through design database API

Rapid Architectural Exploration Enables the Search for the Global Optimum

Architectural exploration is the first order of optimization



Let's Look at an Example


Using Bluespec for rapid FPGA development & high performance

2008 MEMOCODE Codesign Contest

Speedup the sorting of large lists of encrypted data.

27 commercial and research teams started the four week contest.

9 solutions were delivered.




Xilinx XUP

The traditional approaches

2008 MEMOCODE Codesign Contest Results

Normalized Speedup

Reference: <http://rijndael.ece.vt.edu/memocontest08/everybodywins/>



But, what if you could design so quickly and cleanly in 4 weeks that you could:


- Put 100% in hardware
(including the complex control)
- Skip system-level simulation and jump straight to FPGA
- And, still explore architectures

Bluespec: an unfair advantage

2008 MEMOCODE Codesign Contest Results

Normalized Speedup


Reference: <http://rijndael.ece.vt.edu/memocontest08/everybodywins/>



Core Technology: Atomic Transactions

Bluespec's core technology: atomic transactions, the only high-level abstraction for HW concurrency

For decades: in Operating Systems, Databases, Distributed Systems



Recently: for software for multi-core/multi-threaded architectures

"I think we ultimately will see atomic transactions in most, if not all, languages. That's a bit of a guess, but I think it's a good bet."

Burton Smith,
Technical Fellow,
Parallel Computing



Very recently: HW support for Transactional Memory in processors




Atomic transactions drive rapid architectural exploration





Two very unique, atomic-transaction-powered drivers:

Control-adaptive parameterization & powerful “generate” capabilities enable a designer to create a single specification that can describe a family of architectures




+

When the specification changes or is used to generate a specific architecture, the detailed control logic is automatically rebuilt and the design constraints (types, connectivity, scheduling) are automatically rechecked so correct functionality is achieved much sooner








Hardware is highly concurrent







What makes hardware so:

- Error-prone
- Brittle
- Complex
- Hard to develop, verify
- Change?




Coordinating
all the accesses
to the shared
resources!











Coordinating access to shared resources requires detailed, low-level implementation of muxes, arbiters and scheduling logic.









Bluespec generates the arbitration & control logic to coordinate access to shared resources






Which lets you think about the HW...




...like this:










...and this:




...and this:




...and this:




...and this:



...NOT like this:



Bluespec automates all of this:



(100% under your control
and without any extra logic)

...making hardware so much:

- Less buggy
- More flexible
- More scalable
- Simpler
- More reusable
- Less costly to develop & verify

Reed Solomon Results

Abhinav Agarwal, Alfred Ng

WiMAX requirement is to support a throughput of 134Mbps

	Bluespec	Behavioral Synthesis Tool X	Xilinx IP
Equivalent Gate Count	267,741	596,730	297,409
Frequency (MHz)	108.5	91.2	145.3
Steady State (Cycles/Block)	276	2073	660
Data rate (Mbps)	701.3	89.7	392.8

Lower is better


Higher is better

For the same area!


Source: Arvind, 2008 DAC HLS Workshop, "HLS as an Enabling Technology: Some Complex Examples"

Atomic transactions make Bluespec general purpose, practical, and highly beneficial – a unique combination

IPs done in BSV (and with good QoR)



Bluespec SystemVerilog (BSV)



Bluespec Summary

Atomic transactions:

the only high-level abstraction for concurrency in hardware design



Faster design:

faster implementation, faster changes, fewer bugs, powerful parameterization




Better designs:


faster, smaller, lower latency, highest performance. You pick!

Extras

Key differences over RTL



Simple example with concurrency and shared resources



Each register can only be updated by one process on each clock

Process priority: 2 > 1 > 0

Verilog

```
always @(posedge CLK) begin
```

```
  if (!cond2 && cond1)
    x <= x - 1;
  else if (cond0)
    x <= x + 1;
```

```
  if (cond2)
    y <= y - 1;
  else if (cond1)
    y <= y + 1;
```

```
end
```

Bluespec SystemVerilog

```
(* descending_urgency = "proc2, proc1, proc0" *)
```

```
rule proc0 (cond0);
  x <= x + 1;
endrule
```

```
rule proc1 (cond1);
  y <= y + 1;
  x <= x - 1;
endrule
```


```
rule proc2 (cond2);
  y <= y - 1;
endrule
```

What's required to verify that each is correct?

What if the priorities changed: cond1 > cond2 > cond0?

What if the processes are in different modules?

What happens when you change the spec?



Verilog

```

always @(posedge CLK) begin
  if ((cond2 && cond0) ||
      (cond0 && !cond1 &&
       !cond3))
    x <= x + 1;
  else if (cond3 && !cond2)
    x <= x + 2;
  else if (cond1 && !cond2)
    x <= x - 1;

  if (cond2)
    y <= y - 1;
  else if (cond3)
    y <= y - 2;
  else if (cond1)
    y <= y + 1;
end
    
```

Bluespec SystemVerilog

```

(* descending_urgency = "proc2, proc3, proc1, proc0" *)

rule proc0 (cond0);
  x <= x + 1;
endrule

rule proc1 (cond1);
  y <= y + 1;
  x <= x - 1;
endrule

rule proc2 (cond2);
  y <= y - 1;
endrule

rule proc3 (cond3);
  y <= y - 2;
  x <= x + 2;
endrule
    
```

Hand-written RTL:

Complexity due to:
State-centric (for synthesizability)
Scheduling clutter

Brittle to change

BSV:

Functional correctness follows directly from rule semantics

Executable spec (operation-centric)



Automatic handling of shared resource mux logic

Same hardware as the RTL

Changes are rapid and much safer!


Bluespec AzureIP™ for Bus Fabrics

Standard bus protocols, AMBA® AXI® & AHB and OCP, abstracted to...




Designers interact with simple Get/Put transactional I/Fs

...high-level transactions & data types



Abstract *Connections* using advanced overloading

- Allows quick and easy assembling of systems



```
interface Cachelfc;
  interface Server#(Req_t, Resp_t) ipc;
  interface Client#(Req_t, Resp_t) icm;
endinterface
```

```
module mkTopLevel (...)
  // instantiate subsystems
  Client #(Req_t, Resp_t)      p <- mkProcessor;
  Cache_lfc #(Req_t, Resp_t)  c <- mkCache;
  Server #(Req_t, Resp_t)     m <- mkMem;

  // instantiate connects
  mkConnection (p, c.ipc); // Server connection
  mkConnection (c.icm, m); // Client connection
endmodule
```


overloaded module

Implementation with rapid micro-architectural exploration

7 different micro-architectural implementations were created and explored within 5 days – and parameterized from a single design

Control logic was automatically adapted and scheduled by the tool to support each approach – without impacting the adjacent blocks

802.11a WiFi Transmitter



802.11a Design (by IFFT block type)	Area (um ²)	Symbol Latency (cycles)	Throughput (clks/symbol)	Min frequency required (MHz)	Average Power (mW)
Combinational	4.91	10	4	1.0	3.99
Pipelined	5.25	12	4	1.0	4.92
Folded - 16 radix4	3.97	12	4	1.0	7.27
Folded - 8 radix4	3.69	15	6	1.5	10.9
Folded - 4 radix4	2.45	21	12	3.0	14.4
Folded - 2 radix4	1.84	33	24	6.0	21.1
Folded - 1 radix4	1.52	57	48	12.0	34.6

Optimal power

Original designer intuition