

# FPGA-Based High Altitude Aircraft Systems



ABSTRACT: This poster presents soft error rate information on FPGA-based Neutron-Induced SEEs in Xilinx EPGAs **Microprocessor Estimates** aircraft systems, including proton and neutron data on the Xilinx Virtex line of What we know SEE mechanisms FPGAs, commercial SRAM technology and Intel microprocessors. Predominant mechanism is the SEU A lot of anecdotal evidence, no data Intel publishes without numbers or units on their y-axis SEU-induced SEFIs very, very rare in terrestrial-based syste The Earth's Magnetosphere Charged particles flow within the magnetic field lines They've told NASA that they are having problems with SETs in the combinatorial logic and SEUs in the register files Xilinx has no SEL problems SETs impossible to see through the SEUs They've told us that their caches have no visible SEUs due to ECC and bit-interleaving, but they have stopped listing whether caches are ECC-protect Solar wind from the Sun affects the shape of the magnetic field lines Failure Modes: The Sun-facing magnetic fields are shaped by the "bow shock" SEUs in user memory (flip-flops, BlockRAM) can change intermediate data It's also clear that they are addressing an issue with cosmic rays, since they have become progressively more radiation-hardened over the years Most of the particles in the solar wind do not penetrate the magnetosphere, but flow around the magnetic field causing the non-Sun-facing side to become elongated SEUs in routing can either short or open your routing The best number we have from them is a server quality microprocessor has a fail rate of once every 25 years, assuming that number is from sea level, that means a failure every 123-1210 hours at 60,000', depending on location. SEUs in lookup tables (LUTs) can change logic values SEUs in half-latches (Virtex-I) or power network (Virtex-II) can change logical constants for a region of the design 1 In absence of data what do you do? SEFIs in control logic can reprogram or de-program device Don't buy the low-end processors - there is no ECC protection on these devices Mitigation Methods: Get data of your own Mask through redundancy methods Repair through scrubbing System Level Estimates Cosmic Rays and the Magnetosphere Our initial understanding of cosmic rays predates our concepts of sub-atomic particles by 30 years **FPGA Estimates** 1 5VLX330T FPGA, 512 Mb SRAM, 1 microprocessor Neutron estimates were determined from Xilinx tests Galactic flux: Rosetta test: Atmospheric testing of a 100 device system 3 5VLX330T FPGA, 1 Gb SRAM, 3 microprocessor "Debatable Origins": extra-galactic, or intra-galactic origins Accelerated radiation tests: using LANL's neutron beam Use cases: Very energetic (1023 eV), very dense flux (100,000/m2-s) Proton estimates were determined from LANL tests Case 1: Base System Solar flux: Accelerated tests using 63.3 MeV protons at UC-Davis or 65 MeV protons at IUCF Case 2: ECC-Protected SRAM Not energetic, not likely to make it to sea leve Case 3: ECC-Protected SRAM and 20% FPGA utilization No thermal cross-section During "active" periods 10<sup>6</sup> increase in flux over quiet sun, 10x denser than galactic flux Increased solar wind, distorts magnetosphere, increases "earth shielding", decreases galactic co rays No 10B or reflow glass used in the manufacturing process Case 1: Base Systems No SEL cross-section MTTU dominated by the SRAM During "quiet" periods MTTU for the Virtex-I to Virtex-5 FPGA ~10x larger MTTU than SRAM Very low fluxes
Magnetosphere more likely to allow galactic cosmic rays to penetrate into atm MTTU for Largest Devices Processor ~10x larger than the FPGA System reliability dominated by the Solar Flares and Coronal Mass Ejections largest piece of unprotected Coronal mass ejections (CME) memory release solar atmosphere - In this case, system reliability depends on protecting the SRAM Often in conjunction with solar flares, but not necessarily X-Ray, gamma-rays, electrons, protons, and heavy ions released at near speed of Case 2: ECC-Protected SRAM Neutron-Induced SEEs in Memories light ECC protection increases the CME/solar flares can filter to earth for MTTU so that it is larger than the SEE mechanisms FPGA and the microprocessor a few hours after the event Predominant mechanism is SEU MTTU of the system is dependent on the FPGA Auroras Thermal neutrons continue to be a problem X-Rav-induced communication problems SEL from neutrons becoming more commonplace Increased soft errors Micro-latching seen in some SRAM devices Every solar cycle seems to have one Failure modes: unusually large CME Damage caused by the Halloween 2003 Data corruption

Case 3: ECC-Protected SRAM, 20% FPGA Util

- We have found that often times only 1-20% of the design is sensitive to errors
- Part of this is due to design sensitivity
- A large part is due to utilization High utilization of the FPGA is impossible

## 80% of the bits are dedicated to routing

- There is a multiplicity to the routing to drive the tools a choice in how to layout a design Once a route is chosen many of the other routing choices will not be used, nor have an affect on the ability to manifest an error Therefore, very little of 80% of the bits are used howendown on the decision privilitation to use all of the
- Depending on the design, might not use all of the logic bits
- Actual utilization and sensitivity to errors is unique to each design, each system

#### System Level Caveats

- These numbers represent a best attempt at raw estimates of total system error rates
- The important numbers are the error rates of your actual system in it's natural environment
- Testing your system will tighten up these numbers
- Given the error in the particle flux, you might not know until you are in the air
- Some systems are inherently more inclined to faults than other systems
- Need to find out how errors manifest in your system
- What does it mean when your system becomes unavailable? Do you miss a unique event? Do you miss yet another chance to take the same picture?
- How often is data overwritten? Or read?
- Digital signal processing systems often only see an increase in noise (reasonable within limits)
- Image processing errors might be bad pixels (reasonable) or a badly compressed image that cannot be restored (bad)
- Staying within the availability needs of the project is most important
- A fault every 18 operating hours that takes one minute to repair translates to an availability of 0.99907 or 486 minutes of downtime each year. Are 3 9's acceptable? When availability requirements will not be met mitigation will be needed, but how much is needed? Clearly, mitigating at the level at which we do spacecrafts might be overkill, but not many options for "light-weight" mitigation methods.

## Summary and Conclusions

- · Cosmic rays can cause errors to be introduced into airborne systems The MTTU is directly related to the largest piece of unprotected memory
- Mask errors through error control coding and redundancy
- Protect FPGAs with redundancy-based methods
- Protect SRAM with Hamming codes
- · Remove errors through scrubbing
- · Modeling and fault injection tools available
- · Test before the system goes live
- This research has been supported through the DOE in the Deployable Adaptive Computing Systems project and the Sensor-Oriented Processing and Networking project; and supported through the DOD from the FPGA Mission Assurance Center

storms 28 satellites damaged, diverted airplanes, power failure in Sweden

### Cosmic Rays and the Atmosphere

- Cosmic rays that make it through the magnetosphere to the atmosphere cause a cascade of particles
- Neutrons, protons, pions, and muons These particles can cause problems with electronics:
- Memory upsets
- Transient charge changes
- Latch-up
- Functional interrupts Neutrons and Protons Flux dependent on longitude, latitude, altitude, geomagnetic rigidity, solar cycles, time of day, and time of the year
- Radiation peaks at high altitudes and near poles Some reduced affects at night or in winter months

-

THE HE

Range for

atres front many

- Flux sensitive to surroundings
- Seventh transition (thermals) happens close to the electronics: either using nearby humans or building materials
- Ship effect can increase flux by an order of magnitude Can shield with water or concrete, but will need a lot of it
- Flux measurements often model-based (JEDEC89)
- Seutest.com provides a flux calculator



- Since most of the neutron studies are done for land-based situations, protons are often ignored as they are 3-5% of the entire particle flux at sea level
- JEDEC89 states that the proton flux is 5-20% of the neutron flux with 20% more likely in the peak neutron belts
- IEC62396 states that the proton flux is 20-30% of the neutron flux up to 500 MeV and equivalent to neutron flux above 500 MeV

Will conservatively estimate the proton flux to be 25% of the neutron flux Airplane Environments



- The airplane itself creates thermal neutrons when struck by protons Dyer paper suggests the thermal flux could be on the order of 1/7<sup>th</sup> to 1/9<sup>th</sup> the flux of the fast neutrons in airplanes
- Soft Error Rates (SER) SER<sub>device</sub> = flux \*  $\sigma_{device}$  = flux \*  $\sigma_{bit}$  \* (bits/device)
- Mean time to upset (MTTU) = 1/SER

#### LA-UR-08-05710

Heather Quinn\*, Paul Graham

- Mitigation Methods

Part selection is important in the

Triple-well SRAM layouts have higher

SER rates due to multiple-cell upse (Gasiot, TNS Dec 2007)

Trench-in-Channel SRAM layouts have very low SER rates (Ziegler

"SER – History, Trend, and Challenges: A Guide for Designing

Using ECC-protected memory can

Typical ECC protection is single error

MTTU for All Neutrons for Dyer Pap

The joy of owning your own fab: caches are rock hard

ECC + bit interleaving => no visible SEUs

Data corruption by SEUs in registers

Data corruption by SETs in gates

Mask errors through redundancy

orrect and double error detect
Protection from all but the MBUs SEUs

The layout of the memory is

memory subsystem

with Memory ICs)

SEE mechanisms

No known SEL

Unrepeatable crashes Mitigation methods:

Failure modes:

important

help

Mask errors through redundancy, bit interleaving, Hamming codes Repair errors through scrubbing

#### Data used for calculations from Dyer TNS Oct 2004 MTTU for Neutrons: 512 Mb

Other Factors to Consider....

MTTU for All Neutrons: 512 Mb with ECC

Neutron-Induced SEEs in Intel Processors

SEUs in the registers and SETs in the logic are the predominant mechanisms

Clever uses of duplicate computation and checkpoints using multiple cores

1.

er Bit Cross-Sections with ECC

Assuming 0.03% MBUs