

A Multi-Mode Reconfigurable OFDM Communication System on FPGA

Qingbo Wang, Ling Zhuo, Viktor K. Prasanna Ming Hsieh Department of Electrical Engineering, USC Los Angeles. CA 90089

{lzhuo, gingbow, prasanna}@usc.edu

John Leon

Irvine Sensors Corporation Costa Mesa, CA 92626-4526 jleon@irvine-sensors.com

FPGA-based Multi-mode Reconfigurable Wireless Communication System System Design System Objectives Packet Format and Types Handshake Protocol Fullrate Length PktType SrcAddr Checksum Phase I Resenc Pavloar -Switching between different communication modes -Triggered by an expired timer -Modular design to accommodate different implementation techniques, such as -Server sends "start" packets mode switching or dynamic reconfiguration, error rate measurement, etc. -Client acknowledges the server Client Server -Adapt to measured environmental conditions, such as link quality, and efficient use of bandwidth during protocol operation Manual Trigger Start-Shorter Times Handshake Initiation Phase II Protocol Timer Interrup Ack Start--Either software method or hardware-assisted BER measurement Field Value Packet Type -Software method sending a certain number of System Overview Ω Data short measurement frames -Selection of method agreed upon beforehand Ack between the server and its client -Server and client nodes Real-time 2 Start Runtime Mode Measurement 3 Ack Start End. -Normal and mode switching states Switch, if Needeo Of Error Rate 4 Measurement -Manual or automatic trigger, or both Result End-5 End Phase III -Modular designs for channel -"Quiescence" scheme to prevent Result End 6 measurement trigger, transmission error miscommunication ന Synch 7 -Server changes mode and then keeps rate measurement, mode switching and Ack_Synch 8 silent recovery, etc -Client detects the silence by a timer Rollback Quiescent Quiescence 9 Detected Period 10 Ack Rollback Mode switching technique Synchronization -changing parameters into a modular Svnd design utilizing Dynamic Partial Ack_Synch Reconfiguration (DPR) available on the state of the art Xilinx FPGAs Hardware Platform and Experimental Setup 1 Server Mode Changed 2 Client Mode Changed Hardware Platform Implementation and Results -Xilinx Virtex Pro II VP70 Implementation -WARP toolkit, including FPGA, radio and Server Client clock boards Results -C programming on PowerPC for all the MAC layer protocol -Mode switching between SISO-OFDM with different -1 PowerPC modulation schemes, such as QPSK and QAM16 Client Timeout -70% of FPGA slices and 80% of BRAM -Hardware implementation based on the WARP framework Imeout -Measured bandwidth at about 2 to 7 Mbps -Double timer setup to enhance data transfer reliability Experimental Setup - Time for the whole mode switching process varying during the time of poor link quality between 0.5~0.6 seconds -Xilinx EDK tool chain - Transmission error rate measurement used 2000 -Two PCs connecting with the boards through Ethernet ports short packets -FPGA nodes acting as a wireless bridge transparent to both PCs -Application software running on PCs to conduct measurement Double Timer Scheme Video Sender Local PC Etherne Wireless Link Etherne

Acknowledgement

This research is supported by grant DOD-FA9550-05-C-0183. We are grateful to Dr. Jon Sjogren from Air Force Office of Scientific Research (AFOSR/NE) for his support on this project