High-level Modeling/Simulation in Orchestra

- Design is done at higher levels of abstraction (Java and OHDL)
- Orchestra environment provides for cycle-accurate simulations
 - Enhanced visibility and debugging tools
 - Allows you to watch the condition of the configurable logic and see state transitions
- Fast, event-driven simulation engine
 - Quick debug cycles
- Significantly reduces the development time and cost


Marrie (19)			The second secon			Status Disates Chi				3 M 23
File Edit View Setter			- 6	1.221				Status		
A V O M	Vertical:	Zoom 30				citta -		Status		
xt LEDs	- 77777 - (#	_000@0000000000000000000000000000000000	Cont	anue Sanula 🦨 Generat	a HW					
eset K6	0					d Reset	@ LID 7	OLED 7	OLED 7	QUD7
Dn	z -			Orchestro Simulation Poused		C Enable	@ LED 6	Q LED 6	@ LED 6	@ LED 6
XEn	1			Chehestra Simulation Poused			CED 5	Q LED 5	CED 5	lED 5
SBData	00 (00		-				Q LED 4	Q LED 4	CED 4	O LED 4
nable K3	1		Recon	figurable Fabric Current	State		CLED 2	Q LED 2	LED 2	G LED 2
ed_Le		ALTER & C. & C	~	0			O LED 1	Q LED 1	Q LED 1	tED 1
ED_A	· · · · · · · · · · · · · · · · · · ·	Xte Xtd	×				CED 0	O LED 0	@ LED G	CED 0
ED_B						State 1	State II	State III 5	tate IV Stat	
	10	Xtd				Lanevert				
ED_C		And a second		- 0 0						
ED_D	the second	Xbd								
LK_EN	0									
ISB_bus	10112 (00			1,53						
ISBDatain1	00 (00									
ISBDataIn2	00 (00									
SBCount	0 (0									
			Reco	nfigurable Controller: Current State	- 1					
	·		Next State	Transition Table for future transitions Transition Trigger	Delay					
	DIG DIG		11	Transition when USBData = 50 Transition when USBData = 51	0 ms					
		41 0 public wold setReset120	W	Transton when USBData = 52 Transton when USBData = 68	0 ms					
	gurabledevice barreishifter	42 LE(12) (Transcon Anen Ostolara - to	Contraction of Contra					
	a BarelDeter (ava	42 crost.setIces/r 44) else(ed							
	decrementingcounter DecrementingCounter Sava	El Itest.setIces(1)	(3300)							
0.00	ncrementingcounter	u) ()								
	 IncrementingCounter Java IndrementingCounter Java 	48								
	KnightRider.tava	er [] public wold setEashleLE	boolean en) (
+0	edcontrol (🖾 51 enable.setIcos:	preenin) /							
-	0	28:89 [185								
Aput - Configurable		a Connection Value Conversion, Cause -	Bus Value of 171	Inclosed Rich (0)						
		sterFroject.configurabledevice.ledcomto								
		Connection Value Conversion, Cause -								
- LEDConten1.)	AVA (74) : Class - LEDCount	nterFrnjert.configurabledevice.ledcomtr	sa.adDControl, Re	thos - miabledClock						
		s Connection Value Conversion, Cause - sterFroject configurabledevice Ledcontr								
		a Connection Value Conversion, Cause - merProject.configurabledevice.ledcontr								
but has										
100										



1

OHDL to VHDL Translation


- Modules within the reconfigurable fabric are translated to VHDL from OHDL
 - File is parsed into a tree structure containing all the necessary information
 - Tree structure is run through a VHDL generation process to generate the file
- OHDL and VHDL modules are behaviorally identical
- Hooks included to allow for translation to any other HDL or ML



Configuration Controller Generation


- In software, the state table must be defined
 - Determine which modules exist in which states
 - Create a unique identifier for each state as well as a priority
- Also in software, the transition table must be defined
 - What signals cause transitions from each state
 - What state to enter due to each transition
- These tables define the configuration controller and allow simulation of partial reconfiguration
- Hardware behavior during reconfiguration is user-controlled
- The tools will generate a hardware-equivalent of the configuration controller in VHDL

	Hardware Module								
State	Α	В	С	D					
1	0	0	1	1					
2	0	1	1	0					
3	1	0	0	1					
4	1	1	0	0					
5	0	1	0	0					



Region Partitioning/Floorplanning

- Knowing the state table, the tools optimally allocate sets of hardware modules to share distinct regions
 - Requirements:
 - Modules that share a region must not exist at the same time in the state table
 - Modules that share an output port must exist in the same region
- Once the regions have been partitioned, they must be physically constrained onto the chip
 - Define the size, shape, and placement of the region
 - Must be large enough to accommodate the biggest module
 - Must be shaped and placed to allow the design to meet timing
 - Must obey internal FPGA placement restrictions
 - Frame Boundaries
 - Embedded I/O
 - RAMB16/DSP48 Column Boundaries
 - Must also locate and constrain bus macros





Partial Bitstream Generation

- Vendor/FPGA specific step
- Special PR Service Pack
 - Early access flow not available to the general public at this time
- Vendor design flow accessed through generated script files
- The tools generate:
 - Partial bitstreams for each reconfigurable module
 - Total bitstreams for each individual state
 - Blanking bitstreams for each reconfigurable region
- Timing is checked for each individual state
- Bitstreams are parsed and downloaded to a bank of non-volatile flash memories



5