

# **Single-Event Effects Testing of Embedded DSP Cores within Microsemi RTAX4000D FPGA Devices**

**Christopher E Perez**

**Melanie D. Berg**

**Mark R. Friendlich**

**MEI Technologies in support of NASA/GSFC**

**August 2011**




# Motivation

- **Perform an independent study to characterize DSP core single-event upset (SEU) behavior**
- **Test DSP cores across a large frequency range and across various input conditions**
- **Provide flight missions with accurate estimate of DSP core error rates and error signatures**

# Device Under Test


- **Microsemi RTAX4000D FPGA**
  - 0.15  $\mu\text{m}$  CMOS logic fabric with anti-fuse configuration technology
  - Embedded multiply-accumulate DSP blocks
  - Flip-flops SEU-hardened via Localized Triple Modular Redundancy (LTMR) and output buffer triple-drive



Source: Figure 1-13, [http://www.actel.com/documents/RTAXS\\_DS.pdf](http://www.actel.com/documents/RTAXS_DS.pdf)


# DSP Blocks

- **Functionality**
  - 18x18 bit multiplier with 41-bit accumulator
  - Inputs and outputs can be registered to perform 125 MHz single-cycle multiply-accumulate functionality
- **Hardening**
  - SEU hardened by LTMR of all flip-flops
  - **Single-event transient (SET) mitigated by temporal redundant circuit that is placed at the input data pin of each flip-flop**




Source: IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 57, NO. 6, DECEMBER 2010, pp. 3537-3546

# Test Structure – DSP Chains




- Chains consist of 24 cascaded  $A \times B + C$  DSP blocks
- All chains are identical
- The chains are paired to perform internal checking

# Test Structure – Layout of DSP Chains




# Test Structure – DSP Coefficient Control



- **A and B (18-bit) parameters are selected by the tester**
- **Only the first-stage C (41-bit) parameter is selected by the tester**


# Test Structure – DSP Comparison Logic



- **DSP blocks to be isolated by triplication of comparison logic**
  - Eliminate SETs/SEUs contributed from other logic




# DUT-Tester SEU Monitoring Interface



# Example DSP Upset

- Logic analyzer screenshot of actual SEU in DUT DSP cores captured by tester system
- Sampling clock is >2X frequency of maximum DSP operating frequency



# Initial Phase Test Parameters

- For first round of testing,  $A_i$ ,  $B_i$  set to counter for all cases
  - Each clock cycle, A and B parameters increment by 1
- C parameter remained variable
- Test matrix:

1 MHz C=0	15 MHz C = 0	30 MHz C = 0	60 MHz C = 0	120 MHz C = 0
1 MHz C = +1	15 MHz C = +1	30 MHz C = +1	60 MHz C = +1	120 MHz C = +1
1 MHz C = -1	15 MHz C = -1	30 MHz C = -1	60 MHz C = -1	120 MHz C = -1
1 MHz C = count	15 MHz C = count	30 MHz C = count	60 MHz C = count	120 MHz C = count


# Heavy Ion Testing at LBNL

- **Energy : 15 MeV**
- **Fluence : up to  $4.0\text{E}+7$ , OR until significant number of upsets observed**
- **Fluxes**
  - **$2.0\text{E}+5$  to  $2.3\text{E}+5$  : Ne**
  - **$9.7\text{E}+4$  to  $1.1\text{E}+5$  : Ar**
  - **$7.0\text{E}+4$  to  $1.0\text{E}+5$  : Cu**
- **Angles of incidence tested :  $0^\circ$ ,  $45^\circ$ , and  $60^\circ$**
- **Effective linear energy transfer (LET) values tested :  $3.94$  to  $29.94 \text{ MeV}\cdot\text{cm}^2/\text{mg}$**

# Initial Phase Heavy Ion Test Results: SEU cross section ( $\sigma_{\text{SEU}}$ ) Frequency Effects




- $\sigma_{\text{SEU}}$  increases as frequency increases
- At low LET values, SEUs are minimal with low frequency operation
- As frequency increases, SEUs become more apparent



# Initial Phase Heavy Ion Test Results: Coefficient Effects



- Choice of C parameter does not appear to have significant effect on  $\sigma_{\text{SEU}}$




# Comparison of NASA Radiation Effects and Analysis Group (REAG) results with Microsemi results




- At low LET, results are statistically similar
- As LET increases, differentiation becomes more pronounced

Source for Microsemi data: IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 57, NO. 6, DECEMBER 2010, pp. 3537-3546

Comparison of DSP Cross Section



Comparison of DSP Cross Section



**Are SETs effectively being filtered by delay chain of 750ps and guard-gate?**

# $\sigma_{SEU}$ Analysis Using NASA REAG SEU Model

- NASA REAG SEE Model for FPGAs

$$P(fs)_{error} \propto P_{Configuration} + P(fs)_{functionalLogic} + P_{SEFI}$$

*Probability for Design Specific system SEU*
     
 *Probability for Configuration SEU*
     
 *Probability for Functional logic SEU*
     
 *Probability for Single Event Functional Interrupt*

- For RTAX-DSP target device...

$$P_{configuration} \rightarrow 0 \quad P_{SEFI} \rightarrow low \quad P_{DFFSEU} \rightarrow 0$$

$$P(fs) \propto P(fs)_{SET} \rightarrow SEU \propto \sum_{i=1}^N P_{gen}(i) \times P_{prop}(i) \times \tau_{width}(i) \times f_s$$





# Next Phase of Testing

- **Future testing to validate expected cross section saturation and threshold LET**
- **May limit testing to worst-case conditions (120 MHz) to increase data points**
- **Test at higher LETs to observe if any potential DSP functional interrupts or global functional interrupts**
- **Test at all other input conditions ( $A_i$ ,  $B_i$  coefficients set static instead of dynamic)**

# Acknowledgements/Closing

- **RTAX-DSP FPGA devices remain good choice for designers of DSP algorithms targeting FPGAs for space**
- **All upsets observed appear to stem from transient capture at output registers of DSP cores**
- **How effective is the implemented temporal filter for the DSP blocks?**
- **I'd like to thank Melanie Berg, Mark Friendlich, Hak Kim for their expertise, assistance during test planning, design, execution, and analysis**
- **Questions?**