FT-UNSHADES 2

A fault injection platform for early evaluation of SEE reliability of deep submicron and FPGA designs. J.M. Mogollon, H. Guzmán-Miranda, J. Nápoles, J. Barrientos, M.A. Aguirre Univ. of Sevilla-ESA-AICIA





Summary


- Principles of FTUNSHADES
- Wish List for FTU2
- FTU2 Approach
- FTU2-DB Hardware Design Finished
- Data transfer via PCI-Express
 V5 IO High Speed Capabilities
- Advances on Virtex5 Readback/Reconfiguration
- User center at University of Sevilla

U STAD

FT-UNSHADES

Fault Injection is a way, using an alternative technology, for an assessment of some potential vulnerabilities at early stages of the design process.

- Let's think on DIGITAL circuits
- Let's think on a DYNAMIC test. The starting point is:
 - NETLIST described in VHDL, VERILOG, EDIF, SCHEMATIC
 - STIMULI SET moving the circuit sufficiently
- Initial objectives:
 - Detect reliability of the design against SEUs.
 - Detect SEU vulnerable points (Collapsed triplets, protections,...)
 - Detect how faults are propagated trough the netlist.
 - Study hardening by functional self repairing structures.
- Other outcomes:
 - Check the correct initialization strategy (RESET)
 - Check protections by hierarchical module
 - Check Multi-SEU (MBU, ...)






Quick Overview of FTUNSHADES

- Development of 2004
- A Fault Injection system based on concepts related to hardware debugging: observability and controlability*.
- The method is **non intrusive**. The design is analyzed with few modifications.
- The design is analyzed using a stimuli set or application (workload)
- **Analysis** of a design reliability by attacking user registers, memory elements or configuration bits. The results are analyzed from the design behavior point of view.
- A hardware accelerator allows to speed up the analysis. (This is the meaning of **emulation**, instead of simulation)
- Massive injection campaign and detailed analysis of the design are performed in the same platform.
- Figure: 100 faults/second

* in this context ,**observability** means accessing to the whole registers of the design at every clock cycle. **Controlability** is the capability to reproduce an event in the circuit at any time of the workload.




22/08/2011 ReSPACE/MAPLD 2011



Quick View of FTUNSHADES






Standard exec model

- This model is similar to a system in an accelerator.
- Two identical instances of the design are implemented in one FPGA
- The inputs are stored in external memories and the outputs are compared between both instances
- The system clock is common to each instance. Both instances work in parallel
- The injection is always to the faulty instance. The gold one works for comparison.
- The register selection is made using a demapping information provided by Xilinx tools.
- Time variable is also controlled
- It is a deterministic attack using the design hierarchical organization



Wish List for FTU2

- Bigger and more complex designs
- Faster Campaigns
- Even less intrusive
- Easy to use, avoiding complex recipes to prepare campaigns
- Open to other possibilities:
 - Testing any FPGA family
 - Comparison FPG/ASIC
 - In beam testing
 - Diagnostic of failures in systems




Standard model

- This model is similar to a system in an accelerator.
- Two identical instances of the design are implemented in different FPGAs
- The inputs are stored in and external DDR external memory and the outputs are compared in the control FPGAs
- The injection is always to the faulty FPGA. The gold one works for comparison.
- The register selection is made using a demapping information provided by Xilinx tools in the host PC.
- Preserves the deterministic injection using the design hierarchical organization



FTU2-DB Approach






FTU2-DB Hardware Design Finished








FTU2-DB Hardware Design Finished









Maximum number of device under test (DUT)
 I/O signals

Max Signals	Configuration Interface
581	SelectMap x8
573	SelectMap x16
557	SelectMap x32

• Maximum DUT design size

	V5FX70T	V5SX95T	V5VLX155T
Slices	11200	14720	24320
Flip-Flops	44800	58880	97280
Block Rams	5.20Mb	8.58Mb	7.45Mb
Bitstream (bits)	27025408	35716096	43042304

22/08/2011 ReSPACE/MAPLD 2011



- Platform Memory Size to store Test Vectors
 - 2GB of DDR2 memory in two modules

Maximum workload:

Nº Inputs * CLK cycles = 2 * 8 * 2³⁰

Example: 200 inputs => more than 85 millions of clk cycles

 Memory can be easily expanded replacing DIMM Modules



Maximum DUT clock frequency¹

X = Max. Number of Inputs or Outputs	Max. Frequency (MHz)
X<128	250
128 <x<256< td=""><td>125</td></x<256<>	125
256 <x<384< td=""><td>83.3</td></x<384<>	83.3
384 <x<512< td=""><td>62.5</td></x<512<>	62.5
512 <x<581< td=""><td>50</td></x<581<>	50

¹Considering the limit due to the serialization/deserialization issues (GTX transceivers at maximum speed of 4Gb/s and x8 lanes).



• Run time

$$T_{RUN} \le T_{bit_{flip}} + T_{Workload}$$

- Time necessary to inject a fault.
 - By hardware => 2000 CLK cycles.

• F=100MHz
$$\rightarrow$$
 T_{bit_flip}=20 µs

Workload	CLK (MHz)	T _{RUN}	Nº RUNS/s	T _{bitflip} (%)
500000	125	4020µs	248	0.5
250000	125	2020µs	495	1
125000	125	1020µs	980	2
50000	125	420µs	2380	4,7
125000	250	520µs	1923	3.84



V5 IO High Speed Capabilities

RocketIO GTP Transceivers (LXT/SXT only)

- Full-duplex serial transceiver capable of 100 Mb/s to 3.75 Gb/s baud rates
- 8B/10B, user-defined FPGA logic, or no encoding options
- Channel bonding support
- CRC generation and checking
- Programmable pre-emphasis or pre-equalization for the transmitter
- Programmable termination and voltage swing
- Programmable equalization for the receiver
- Receiver signal detect and loss of signal indicator
- User dynamic reconfiguration using secondary configuration bus
- Out of Band (OOB) support for Serial ATA (SATA)
- Electrical idle, beaconing, receiver detection, and PCI Express and SATA spread-spectrum clocking support
- Less than 100 mW typical power consumption
- Built-in PRBS Generators and Checkers

3.75Gb/s

RocketIO GTX Transceivers (TXT/FXT only)

- Full-duplex serial transceiver capable of 150 Mb/s to 6.5 Gb/s baud rates
- 8B/10B encoding and programmable gearbox to support 64B/66B and 64B/67B encoding, user-defined FPGA logic, or no encoding options
- Channel bonding support
- · CRC generation and checking
- Programmable pre-emphasis or pre-equalization for the transmitter
- Programmable termination and voltage swing
- Programmable continuous time equalization for the receiver
- Programmable decision feedback equalization for the receiver
- Receiver signal detect and loss of signal indicator
- User dynamic reconfiguration using secondary configuration bus
- OOB support (SATA)
- Electrical idle, beaconing, receiver detection, and PCI Express spread-spectrum clocking support
- Low-power operation at all line rates

6.5Gb/s




Data transfer via PCI-Express

Experimental Results

PCIe v2.x	xI (Real)	x l (Effective)	CLK (Mhz)	Bus Width (bits)
Total BW	5Gbs/s	4Gbs/s	-	-
BW per direction	2.5Gbs/s	2Gbs/s	62.5/125	32/16
Total BW	10Gbs/s	4Gbs/s	-	-
BW per direction	5Gbs/s	4Gbs/s	125/250	32/16

The total effective BW does not have any overhead (only send the comma character periodically as desired by the user to keep the alignment in the user parallel interface).





FT-UNSHADES Analysis Example


#RUN 1

Selected clk cycle for SEU insertion: 133937 Selected reg for SEU insertion: SEU_MUT/leon0_mcore0_proc0_cx.c0_icache0_ ess_16 OK Output error detected in port: address Damage detected 1 clk cycle after SEU insertion Total elapsed time: 0.062501 Target size: 1, registers Total FPGA Cycles: 0x0,00020B32 (133938)


CLOCK: I33937 REGISTER:leon0_mcore0_proc0_cx.c0_icache0_r.waddress_I6 DAMAGE DETECTED:YES LATENCY: I CLK

PORT: address

"/\GOLD_MUT/leon0_mcore0_proc0_cx.c0_icache0_r.waddress_16\ \SEU_MUT/leon0_mcore0_proc0_cx.c0_icache0_r.waddress_16\ "/\GOLD_MUT_0_address(16)\ \SEU_MUT_0_address(16)\







User friendly interface

uff-TNT 🙎 Welcome, usuario 🔳 Select device 🛛 more

hame	description	connected	available
xc2∨ 3000	Device description here	?	i134649152
XC2V 6000	Device description here	?	i134649152
	Device description here	?	i134649152
XC5V LX50	Device description here	?	i134649152

💽 esa 👔

💿 esa 🔝 🕅

Cesa 🕞 🕅

 (\mathbf{O})

SIDAD 0

uff-TNT 🔔 Welcome, usuario) 🔳 XC2V 8000 💆 Select design 🔚 more

name	status	timestamp	size
🗾 awachifu	No vector file available.	[design timmestamp here]	[design size]
cordic	Ready to run.	[design timmestamp here]	[design size]
dte.8.leonhash	No vector file available.	[design timmestamp here]	[design size]
🔊 test.8.blockmem	No vector file available.	[design timmestamp here]	[design size]
🌁 test.8.distribmem	Ready to run.	[design timmestamp here]	[design size]
design name here design description h	nere Create		

uff-TNT 👤 Welcome, usuario 🔳 XC2V 8000 🚺 test.8.distribmem 🍈 Files 🏽 🌚 Analysis 🔂 more

Manage files	lane of states of states of states of the st
Device map Load Bit file Load Vectors Load	[000 01 43.209348] Creating system buses
	[000 01 43.209654] _ Cycles: 32 registers, 32 addresses
Run	[000 01 43.209761] _ FaultyRegs: 39 registers, 39 addresses [000 01 43.209930] _ DbgEvents: 3 registers, 3 addresses
inject on SEU_MUT* Go!	[000 01 43.210950] \ MoEvents: 5 registers, 1 addresses
Record 1	[000 01 43.210264] \ EventMask: 3 registers, 3 addresses
Repeat	[000 01 43.210370] \ GoldRegs: 39 registers, 39 addresses
1 select campaign ▼ full run ▼ Go!	[000 01 43.210535] 🔪 MonMask: 1 registers, 1 addresses
Step	[000 01 43.210560] _ FaultRegsOut: 1 registers, 1 addresses
	[000 01 43.210578] \GoldRegsOut: 1 registers, 1 addresses [000 01 43.210767] \hwm2s: 1 registers, 1 addresses
1 no VCD dump Go! Diff	[000 01 43.210/07] \ hwCycles: 32 registers, 32 addresses
Set	[000 01 43.211027] Loading port names
	loadbit
	loadvect
regsim onepass 🔹 timesim onepass 🔻	[000 01 46.559182] Loading test vectors
seed 1 maxruns 1	[000 01 46.559233] Number of test vectors: 74 runtest
stop@dam_notimewins 1-74	[000 01 46.580143] AUTOMASK set to 0
freqsim 50000000 automask 0	[000 01 46.591114] Onepass mode: Maxruns auto-set to 2886
	[000 01 46.591136] Running
masktoseu yes • maxtime 0	[000 04 31.702246] Total elapsed time: 165.121855
clear@timeout_no vundo@end_no v	[000 04 31.702279] Target size: 39 registers [000 04 31.702294] Total FPGA Cycles: 0x0,000259B8 (154040)
clear@dam_no 🔹 restoremode_none 🔻	[000 04 31.702294] Intat FFOA Cycles: 0x0,00023960 (134040) [000 04 31.702211] Total damage detected: 1984, cycles: mean 14.7 min 0 max 41
restorebus none 🔹 debug no 🔻	[000 04 31.702328] \ dout: 1984
	-
quiet 0 ▼ Update	
Buses	>
Create bus name pattern Create	
pattern pattern create	



Conclusions

- FT-UNSHADES2 is the evolution of the FT-UNSHADES system presented in MAPLD in 2005.
- The original concept has been demonstrated to be powerful and versatile
- FT-UNSHADES2 is the new generation of Fault Injectors for SEU and MBU protections.
- It has been conceived as a simple to use and flexible system for complex netlist evaluation
- The model based on MB and DB is flexible enough to migrate to new FPGAs, ASICs, and Systems.
- The remote access service allows the use of FTUNSHADES trough web

New FTU2 current uses

- In FTU2, the Module Under Test is implemented alone in a dedicated FPGA → we are evaluating the use of the platform an *in beam* radiation experiment
- New possibilities of using HASH CODES for fault injection in Systems. This idea will open a window to diagnostic of multiple chip based systems.
- Fault Injection based on run-time reconfiguration offers possibilities of SEU and MBU testing of:
 - ASIC netlists
 - SRAM-FPGAs (even non-Xilinx)
 - ASIC in beam (National Accelerators Centre in SPAIN)
 - SYSTEMs
- We are also evaluating the use of FTU2 as a platform to emulate stuck-at bits



Thank you for your attention



aguirre@gte.esi.us.es

Hope to SEE you in RADECS 2011





11th EUROPEAN CONFERENCE on RADIATION and EFFECTS on COMPONENTS and SYSTEMS SEVILLA, SPAIN - SEPTEMBER 19th-23th-2011



22/08/2011 ReSPACE/MAPLD 2011