

RASTA – An FPGA-based Infrastructure for Development, Prototyping and Validation of On-board Systems

Sandi Habinc, Daniel Hellström, Kristoffer Glembo, Marko Isomäki, Jiri Gaisler

Aeroflex Gaisler AB

sandi@gaisler.com +46 31 775 86 50 www.Aeroflex.com/Gaisler

Kungsgatan 12, SE-411 19 Göteborg, Sweden

RESPACE/MAPLD 2011



Many software and hardware components developed in R&D activities <u>do not reach required</u> <u>maturity level</u> for use in space projects, due to <u>lack of a</u> <u>representative environment</u> for validation & demonstration.

The RASTA (Reference Avionics System Testbed Activity) aims to fill this gap by providing a standard <u>hardware and</u> <u>software</u> infrastructure to integrate R&D activity results.

The RASTA objectives are to:

- allow new technology to be validated in flight representative environment,
- support mission and spacecraft design,
- support on-board software verification and validation through the project <u>life-cycle</u> by means of a coherent emulations platform,
- maximize <u>reuse of the existing avionics</u> technologies and to be scalable.



HEROFLEX

RASTA development platform is today based on the <u>Compact PCI (cPCI)</u> bus. Communication between boards is performed via the PCI bus in the backplane.

For other protocols, such as SpaceWire and Mil-Std-1553B, <u>connectors</u> are provided on the <u>front-panel</u> of each board.

The trend is to use less the PCI and more the SpaceWire interfaces on the front-panels. Future RASTA systems will probably use an active or a passive <u>SpaceWire backplane</u>.

RASTA comprises <u>processor and interface boards</u>, and in the future also SpaceWire router boards. <u>Standard parts</u> are used for processors such as UT699 and GR712RC, <u>FPGA</u> <u>boards</u> are used to allow new functions to be incorporated.

The complete RASTA avionics solution is available from us.



The on-board <u>software</u> and <u>tools</u> developed or adapted for RASTA are part of a complete set of <u>layers and libraries</u> allowing the integration of embedded <u>real-time applications</u> independently from the actual operating system used for the RASTA environment, with minimum modification.

Baseline operating system is <u>open source RTEMS 4.10</u>, but also VxWorks 6.5 is supported. To communicate with interface boards, <u>device drivers</u> are provided executing on any LEON3 processor, e.g. UT699 or GR712RC.

RTEMS has been extended with a Plug&Play capability to <u>detect installed boards</u>, including any <u>IP cores</u> residing inside the FPGA/ASIC devices on these boards.





RASTA allows <u>quick and easy</u> integration of complete avionics systems in lab environment, using standardized interfaces and connectors.

It provides <u>easy access to LEON</u> technology (through preprogrammed FPGA, ASIC or UT699 & GR712RC).

It offers <u>ready-made configurations</u>, but also custom made solutions. Examples of easily added functions are: Mil-Std-1553B buses, CCSDS telemetry and telecommand, etc.

It supports development and verification of <u>on-board</u> <u>software and hardware</u> (e.g. FPGA design using IP cores).

The <u>tight integration</u> between hardware and software allows users to get started and be productive immediately.

RASTA is often used as a <u>building block in larger systems</u>, such as S/W validation facilities and spacecraft testbeds.



Support for tools & prototyping boards **Portability between technologies:** Actel, Aeroflex, Altera, Artisan,

Atmel, DARE, eASIC/Nextreme, **Eclipse, Lattice, Synopsys DesignWare**

Ramon Chips / RadSafe, TSMC, UMC,

– Processors - Peripherals

GRLIB is a complete design environment:

- Serial interfaces
- Parallel interfaces

GRLIB IP core library

- Memory controllers
- AMBA on-chip bus with **Plug & Play support**
- Fault tolerant and standard versions



Synthesis

Processor

Clock generation

AMBA configuration

Processo

LEON3MP Design Configuration

Debug Link

Peripheials

Processor

OK

Next

VHDL Debugging



Save and Exit

Quit Without Saving

Load Configuration from File

Store Configuration to File

- 0 ×

_ _ ×

Help

Help

Help

Help

Help

Help

Help

Help

Help

Prev

Virage, Xilinx, etc. EROFLEX



Fully compliant with <u>AMBA 2.0</u> AHB/APB buses, with additional sideband signals.

<u>Plug&Play</u> information allows for distributed address decoding, interrupt steering, cacheability information, etc.

No modification of centralized resources, e.g. address decoder, arbiter or interrupt controller, is required.

Automatic generation of table including <u>vendor and device</u> <u>identifier</u> for each core, including <u>version</u> and <u>interrupt</u> information.

Software can scan table to install corresponding drivers etc.

Hardware debuggers can use table for <u>initializing</u> various IP cores, etc.



Processors

- Processors
 - LEON3 High-performance SPARC V8 32-bit Processor
 - LEON3FT Fault-Tolerant SPARC V8 32-bit Processor
 - DSU3 LEON3 Hardware Debug Support Unit
 - LEON4 High-performance SPARC V8 32-bit Processor
 - <u>LEON4FT</u> Fault-Tolerant SPARC V8 32-bit Processor
 - DSU4 LEON4 Hardware Debug Support Unit
 - MUL32 Signed/unsigned 32x32 multiplier module
 - DIV32 Signed/unsigned 64/32 divider module
 - SRMMU SPARC Reference Memory Management Unit
 - <u>IOMMU</u> I/O Memory Management Unit
 - L2CACHE Level-2 Cache (with Fault-Tolerance option)
- Floating-point Unit (Std/FT)
 - GRFPU High-performance IEEE-754 Floating-Point Unit
 - GRFPU Lite IEEE-754 Floating-Point Unit







Connectivity



- GRPCI 32-bit PCI Initiator/Target with configurable FIFO and AMBA AHB backend
- PCIDMA DMA Controller for the GRPCI interface
- PCIARB PCI arbiter
- SpaceWire with RMAP target
 - GRSPW SpaceWire codec with AHB master interface & RMAP
 - GRSPW2 SpaceWire codec with AHB master interface & RMAP
 - GRSPWCODEC SpaceWire encoder-decoder
 - <u>GRSPWROUTER</u> SpaceWire Router IP
- Mil-Std-1553B
 - GR1553B Mil-Std-1553B BC / RT / MT (new IP core)
- CCSDS/ECSS
 - GRTC CCSDS Telecommand Decoder
 - GRTM CCSDS Telemetry Encoder

- GRCTM - CCSDS Time Manager (CCSDS Unsegmented Code)





Connectivity

- Universal Serial Bus (USB)
 - GRUSBDC USB 2.0 Device Controller
 - GRUSBHC USB 2.0 Host Controller
- Serial Peripheral Interface (SPI) bus
 - SPICTRL SPI Controller
 - SPIMCTRL SPI Memory Controller
- Inter Integrated Circuit (I²C) bus
 - I2CMST I²C Master
 - I2CSLV I²C Slave
- Controller Area Network (CAN) bus
 - CAN_OC GRLIB wrapper for OpenCores CAN interface core

- GRCAN CAN 2.0 Controller with DMA
- GRHCAN CAN 2.0 Controller with DMA (ESA specific)
- Ethernet 10/100/1000

- GRETH Ethernet Media Access Controller (MAC) with EDCL
- GRETH_GBIT Gigabit Ethernet MAC with EDCL

Case 1: Multi-board distributed system

UT699: LEON3FT SPARC processor design based on IP cores from GRLIB, comprising LEON3FT processor with MMU & high-performance FPU, SpaceWire links with RMAP, CAN bus, Ethernet, PCI, etc.

In-house RASTA boards were used for early prototyping.



Case 2: Single Board Integrated System

GR712: The LEON3FT SPARC processor, with high-performance FPU & MMU, multiple SpaceWire links, CCSDS telemetry encoder and telecommand decoder, etc., is used in a multi-processor design based on Ramon Chips' radiation-tolerant 180 nm ASIC library.



Case 3: Next Generation Processor



A dual-core LEON4 system-on-chip prototype, together with standard peripherals and interfaces, can now be designed using the new GRLIB2 IP cores in combination with existing GRLIB IP cores. The example below shows how a future device could look like.







RASTA interface board



RASTA interface board:

- Xilinx Virtex-4 FPGA
- cPCI connector
- SpaceWire with RMAP
- CAN 2.0B
- MIL-STD-1553B
- Optional LEON3



RASTA TM/TC board



RASTA TM/TC board:

- Xilinx Virtex-4 FPGA
- cPCI connector
- SpaceWire with RMAP
- RS422 transceivers for TM&TC and CLCW cross-strapping
- LVTTL pulse commands
- Ethernet, UART, JTAG
- Optional LEON3



RASTA SpaceWire Router boards



RASTA SPW16 board:

- Xilinx Virtex-4 FPGA
- cPCI connector
- 16x SpaceWire
- 2x AMBA with RMAP
- PCI 32-bit 33 MHz Initiator/Target
- Ethernet, UART, JTAG



RASTA SPW4 board:

- Xilinx Virtex-4 FPGA
- cPCI connector
- 4x SpaceWire
- 2x AMBA with RMAP
- PCI 32-bit 33 MHz Initiator/Target

• Ethernet, UART, JTAG



Other compatible boards

The RASTA concept is compatible, both hardware and software, with other LEON and SpaceWire based CPCI boards.

Examples of Aeroflex boards:

- GR-CPCI-UT699
- GR-CPCI-AT7913 (SpW-RTC)
- GR-CPCI-AT697
- GR712RC-BOARD





RASTA Compact PCI crates





RASTA is based on standard size 3U and 6U Compact PCI crates.

(Only 3U configurations are shown on this slide.)





General CPCI crate configuration



A compact PCI crate with Xilinx based development boards can be used to emulate different designs featuring <u>LEON3</u> and <u>LEON4</u> processors. The architecture features communication via the backplane PCI bus, or via the SpaceWire links on the front-panels.





RASTA standard configurations



RASTA configurations comprise (multi-board):

- Processor board, either LEON3 or LEON2
- Interface board
- Telemetry and telecommand board

RASTA integrated configurations comprise (single-board):

 Board with either LEON3 or LEON3, with integrated interfaces and/or telemetry and telecommand support

Example of a configuration:

- GR-RASTA-105
 - GR-RASTA-I/F board
 - GR-CPCI-SER RS232 board
 - LEON3, PCI, SpaceWire, CAN, Mil-Std-1553, Ethernet, UART





Supported operating systems

Full RASTA support for RTEMS 4.10:

– LEON2 / LEON3/LEON3-MP / LEON4/LEON4-MP

Embedded With

- All standard peripherals
- All serial interfaces
- All auxiliary interfaces
- CCSDS Telemetry and Telecommand
- Multiprocessing, AMP, shared memory model

Partial RASTA support for VxWorks 6.5: WIND RIVER

- LEON2 / LEON3
- PCI, CAN, SpaceWire, Mil-Std-1553 (BRM & RT only)
- ADC/DAC, GPIO, Timers, UART
- No multi-processor support in VxWorks 6.5
- **Future RASTA support for VxWorks 6.7 SMP:**
 - LEON3-MP / LEON4-MP



- GR701A Companion Chip, GR703 CCSDS TM/TC Chip

RTEMS Plug & Play capability

HEROFLEX

RASTA RTEMS supports multi-level plug&play discovery: AMBA bus, PCI bus, SpaceWire link

- 1. Initial scanning of on-chip AMBA bus is performed
- 2. RTEMS drivers are registered for detected IP cores
- 3. If a PCI interface is found, PCI bus is scanned and configured
- 4. If a known peripheral PCI board is found, with AMBA plug&play indication, the AMBA bus of the peripheral device is scanned
- 5. RTEMS drivers are registered for detected IP cores on PCI board
- 6. If a SpW interface is found, optional RMAP initiator stack is loaded
- 7. If the SpW link is active, optional scanning for remote RMAP targets is performed on the SpaceWire network
- 8. If a known peripheral SpW board is found, with AMBA plug&play indication, the AMBA bus of the peripheral device is scanned
- 9. RTEMS drivers are registered for detected IP cores on SpW board



Contact information

 Processor and IP core information: <u>http://www.Aeroflex.com/Gaisler</u>

- Board and component information: <u>http://www.Aeroflex.com/Gaisler</u>
- Software and tools information: <u>http://www.Aeroflex.com/Gaisler</u>
- Contact:

sales@gaisler.com

