

# **Evaluation of Microchip Tantalum Capacitors**

#### **Alexander Teverovsky**

#### Parts, Packaging, and Assembly Technologies Office, Code 562, GSFC/ Dell Perot Systems Alexander.A.Teverovsky@nasa.gov

Presented by Alexander Teverovsky at the NASA Electronic Parts and Packaging Program (NEPP) Electronics Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 11-13, 2012 and published on nepp.nasa.gov.

## **Scope of NEPP Tasks**

Mfr.M 1210 10uF 25V 125C at 50V

### • Screening Techniques for Ceramic Capacitors with Cracks

- Breakdown voltages (DWV).
- Acoustic microscopy.
- Impedance spectroscopy.
- Absorption currents and voltages.
- Humidity Steady-State Low Voltage Testing.
- Degradation of leakage currents at different T and RH conditions.
- Reliability of Advanced Wet and MLCC Solid Tantalum Capacitors
	- **Wet tantalum capacitors.**
	- HV polymer capacitors.
	- Microchip capacitors.





### **Purpose and Outline**

Purpose: Evaluate performance, potential reliability risks, and suggest adequate S&Q tests.

- $\Box$  Introduction
- **□** Design
- **Electrical characteristics**
- $\Box$  Effect of soldering-induces thermal shock
- $\Box$  Thermo-mechanical characteristics
- $\Box$  Effect of mechanical stresses
- $\Box$  Step stress life testing
- **Q** Conclusions



EIA size 1206, 0805, 0603

## **Use of Tantalum Capacitors in a Space Project**

- Conservative approach for space designs – low CV.
- $\Box$  Small size reduces the probability of ignition.
- $\Box$  Microchips compete with MLCCs?
- Decreasing the weight and size has obvious benefits for space applications.
- □ Concerns:
	- o Performance.
	- o Effect of soldering.
	- o Reliability.





GSFC FTW 2012 NASA NASA Electronic Parts and Packaging (NEPP) Program (NEPP) 4



Potential area for microchips

## **Design of Microchip Capacitors**

- **□ No welding interconnections. Increase in** efficiency from ~30% to more than 50%.
- Protective strip and wafer-base designs.
- Drawback: no stress relief during soldering.







GSFC ETW 2012 MASA NASA Electronic Parts and Packaging (NEPP) Program (NEPP) 65

 $C<sub>II</sub>$ 

### **Microchips Used in this Study**



### **Performance: ESR**

0.03

0.3

3





- **Q** Microchips have ESR close regular chips.
- **Larger ESR** better resistance to surge currents.
- **□ ESR decreases with capacitance.**

```
\Box A better fit: ESR = f(CV).
```
**GSFC FTW 2012** 



$$
ESR = \frac{16.64}{(C \times V_R)^{0.71}}
$$

### **Performance: DCL and VBR\_scint**



 All microchips, except for two lots, had DCL within the range that is typical for regular chips.

 Margins of VBR\_scint for all microchips exceeded 50% that is typical for high quality regular chip capacitors.

### **Performance: Surge Current Breakdown**

- **■** Some lots had VBR\_SCT margins in the range from 170% to 330% that exceeds performance of military-grade capacitors.
- **□** Fracturing resulted in ESR increase and open circuit failures.
- $\Box$  Increase in ESR and fracturing are prevailing in small-size parts because thin packages do not create compressive stresses large enough to suppress tensile stresses caused by SCT.





### **Terminal Solder Dip Test**



#### **Some lots can sustain manual soldering**

### **Terminal Solder Dip Test, Cont.**



- **□ All lots passed SCT at rated voltages and no substantial** variations in distributions of VBR was noted.
- **□** Degradation of ESR was greater during cathode side solder dipping compared to the anode side.
- **□** Degradation of leakage currents occurred mostly after anode side solder dip testing.

### **Effect of Mechanical Stresses**





- **□** Stress-induced traps generation increases Poole-Frenkel conductivity.
- **□** Stress-induced degradation is reversible.
- GSFC ETW 2012 12  $\Box$  Some parts might be "out of family" degrading at relatively low stresses.





### **Thermo-Mechanical Characteristics**

Mfr.B 47uF 10

**Tantalum slug:** CTE  $\sim$  6.2 ppm/ $\rm ^{o}C$ .

 $\Box$  Mfr. A: Tg  $~100$  °C  $CTE1 \sim 12$  ppm/ $\rm ^{o}C$  at T<Tg.  $CTE2$  ~34 ppm/ $\rm ^{o}C$  at T>Tg.

 Mfr. B: Tg  $\sim$ 150 °C CTE1  $\sim$ 6.5 ppm/ $\rm ^{o}C$  at T<Tg.  $CTE2 \sim 12$  ppm/ $\rm ^oC$  at T>Tg.

**□ Substantial CTE mismatch between** 

MC and tantalum slug might cause failures during TC.

nsion Change (µm)



### **Effect of Mechanical Stresses, Cont.**



- **□** For both, PI and FR4 boards, the level of stresses is relatively low, and there is no risk of degradation for normal quality parts.
- **□** Some microchips might degrade at relatively low stresses.
- **□** To assure that soldering will not cause damage and failures of the parts a qualification testing at a stress of 10 MPa is recommended for high-reliability applications.

## **Life Step Stress Testing**

- **□ Weibull-exponential cumulative** damage model.
- $\Box$  Step duration 20 to 40 hrs.

$$
\eta = \exp\left(\alpha_0 + \alpha_1 \times \frac{V}{V_R}\right)
$$

$$
AF_v = \frac{\eta(V)}{\eta(V_R)} = \exp\left[\alpha_1 \times \left(\frac{V}{V_R} - 1\right)\right] = \exp(B \times u)
$$

 $\Box$  Testing at 22 °C, 85 °C, and 125 °C allows for estimation of the voltage acceleration constant (B) and effective activation energy (Ea).





### **Life Step Stress Testing, Cont.**

In one group had  $\beta$  > 1, = > wear-out.

- Inception time  $~100$  years at 125 °C and  $>10^{10}$  years at RT.
- This group had high  $VBR \Rightarrow high$ quality dielectric.
- **■** Early failures were likely due to defects in the oxide.







GSFC ETW 2012 16

### **Life Step Stress Testing, Cont.**

- $\Box$  At 85 °C 6 < B < 18. Some lots deviate substantially from the accepted standard constant  $(B_s = 18.77)$ .
- **□ FR calculated at conditions simulating Weibull grading test per MIL-**PRF-55365 showed that microchip capacitors can be screened to a high FR levels up T-level (0.001%/1000hr).



## **Selection, DPA, S&Q**

#### DPA:

- o Verify the shape and size of silver epoxy.
- o Radiography to assure adequate thickness of the plastic package, manganese layer, and the size of the contact area between silver-epoxy and terminations.

Screening:

- o Two-side radiography.
- o SCT for all types, measurements of ESR, and delta analysis.
- $\circ$  WGT using a verified AF<sub>V</sub>. Optional BI: 40 hrs at 85 °C and 1.5VR. Maximum PDA. Verification of contacts.

Qualification testing:

- o SCT and VBR scint to obtain baseline distributions.
- $\circ$  100 TC: -65 °C to +150 °C. Post-TC measurements of VBR.
- $\circ$  Life testing at 105 °C and 1.1VR for 2000 hours.
- o RSH should include post-test VBR.
- o TSD\_325 if parts are to be soldered manually.
- o Flex-stress testing (TBD).
- o Effect of stress: DCL at 10 MPa.





### **Conclusion**

- 1. All AC and DC characteristics of microchips were within the specified limits and 5 out of 7 lots had VBR and DCL margins that are typical for high quality chip tantalum capacitors.
- 2. Values of ESR for microchips are close to the equivalent molded chip capacitors. An increase of ESR and fractures were observed during surge current testing in some lots.
- 3. Microchips can be robust enough to sustain manual soldering TS. However, different lots have different susceptibility to degradation.
- 4. Microchips are sensitive to compressive stresses. Lots with excessive sensitivity might cause failures after soldering.
- 5. Different types of microchips have different CTE and Tg. Large CTE might cause damage to the dielectric and fractures in the attachment.
- 6. Failure rate for microchips can be as low as for T-level (0.001%/1000hr) MIL-PRF-55365 parts.
- 7. At 85 °C the acceleration constant varies from 6 to 18. The value of  $AF<sub>V</sub>$ should be determined for each part type for accurate FR grading.