HALT/HASS and Thermal Cycling to Assess COTS Boards, GoPro Camera and Advanced PBGA/CCGA Virtex-5 Electronic Packages*

Rajeshuni Ramesham Ph.D.
Jet Propulsion Laboratory
Reliability Engineering, Office of Safety and Mission Success
California Institute of Technology, Pasadena, CA 91109

Tel.: 818 354 7190
E-mail: Rajeshuni.ramesham@jpl.nasa.gov
June 26, 2015

Unclassified

Acknowledgment: This work is sponsored by the NASA Office of Safety & Mission Assurance
Copyright 2015 California Institute of Technology. Government sponsorship is acknowledged.
To be presented by Rajeshuni Ramesham at the NEPP Electronics Technology Workshop (ETW). June 23-26, 2015 at NASA/GSFC in Greenbelt, MD
Outline

- Introduction
- Objectives
- Hardware to be assessed
  - COTS Xilinx and Microsemi ProASIC Boards
  - Advanced CCGA/Virtex-5 Daisy Chain Package (Kyocera)
  - Assembled Advanced SMT packages (PBGA)
  - COTS GoPro Camera
- Experimental Details
- Test Results/Discussion
- Summary
- Acknowledgements

To be presented by Rajeshuni Ramesham at the NEPP Electronics Technology Workshop (ETW). June 23-26, 2015 at NASA/GSFC in Greenbelt, MD
HALT Task Update

Task Plan

- **Functional Characterization of COTS boards:** Started functional tests, preliminary baseline results are provided vs. temperature (hot and cold temperature).

- **Willoughby Environmental Stress Screening**
  - Implementation of temperature variation during Willoughby Environmental Stress Screening (ESS) test using random vibration spectrum needs a hot and cold platform. Therefore, designed a hot and cold platform to cover a temperature range of -65°C to +125°C during Environmental Stress Screening (ESS) spectrum implementation with shaker table in ETQL labs.
  - Design of test article holder fixture is in the planning for various COTS boards.
  - **Completed test fixture design and fabrication for RV table.** Need to implement the test the fixture.

- **Highly Accelerated Life Testing (HALT)**
  - Data logging system is completed for HALT.
  - Began initial experiments with PBGA test boards in a temperature range of -65°C to +125°C. Tests will be started in the following order.
    - **Case 1:** Temperature Step Stress Test
    - **Case 2:** Rapid Thermal Transitions Stress Test
    - **Case 3:** Shock Step Stress Test at a constant temperature
    - **Case 4:** Combined Rapid Thermal Transitions Stress and Shock Test

- CCGA 1752/Virtex-5 daisy chain package to determine baseline thermal cycling test data.

- **Thermal Cycling Assessment of GoPro Camera** for NASA applications

- **Analysis of Post HALT, HASS, Dynamic, and Thermal tests studies**

- **Verification of observations**

- **Prepare Reports/Final Report**
Hardware to be Assessed with HALT, HASS, Dynamic, and Thermal Cycling

- PBGA test board designed and manufactured. This board has been harnessed and the HALT test and thermal tests are in progress.

- COTS GoPRO Camera (candidate camera for Mars Helicopter project, Mars 2020)

- Evaluation Platform Xilinx ML507 FPGA Evaluation Board Virtex-5 Xilinx

- Microsemi ProASIC3/E Evaluation FPGA Board

- Xilinx SPARTAN-6 FPGA SP601

- High I/O assembled CCGA packages (*Virtex-5 and other potential Packages*)
Introduction

- Explore Highly Accelerated Life Testing (HALT), HASS, Thermal Cycling techniques to assess packaging designs and COTS boards, GoPRO camera design in a wide temperature range (−65°C to +125°C).
  - HALT is a custom hybrid package suite of testing technique, such as temperature down to -65°C to +125°C and vibration step processing up to 50g acceleration.
  - HALT testing implements repetitive multiple-axis vibration combined with thermal cycles testing of the test article to precipitate defects.
- HASS testing implements random vibration and thermal cycling testing of the test article to precipitate defects.
- Thermal cycling of the test article to precipitate defects performed over a long duration of thermal testing.
- Shock and Random vibration testing of the test article to precipitate defects in short test duration.
Objective

- Predict reliability, assess failure mechanism and assess survivability of selected advanced electronic interconnect packages (Plastic Ball Grid Arrays, Flip-chips, surface mount package interconnects, CCGA, GoPRO camera, etc.) for especially long duration missions in a shorter duration.
- Reduce the development cycle time for improvements to the packaging designs.
Experimental Details

- Design and build advanced test boards that are considered useful for a variety of NASA projects.
- Tested COTS Boards.
- Tested Virtex-5 CCGA boards
- Assessed COTS GoPRO camera.
- Select stress stimuli thermal cycling and/or all-axis vibration or both simultaneously
- Perform stress testing
- Analyze the test results and compare with the thermal cycling test data.
- Estimate the acceleration factor for package failures observed.
Schematic diagram for the solder joint continuity monitoring HALT test system
Test Boards in the HALT System
COTS Test Boards
COTS Evaluation Boards in the Thermal Chamber
(Obtained Baseline Test Data vs. Temperature)

SPARTAN-6 FPGA SP601 EVALUATION Board
256 Fine-Pitch Ball Grid Arrays

Micro semi ProASIC3/E Evaluation FPGA Board

Virtex-5 FPGA ML50X Family Board (Front)
1136 FCBGA: 1136 Flip Chip Ball grid Arrays

208 PQFP; 208 Plastic Quad Flat Pack

June 26, 2015
SPARTAN-6 FPGA SP601 EVALUATION Board

256 FTBGA: 256 Fine-Pitch Ball Grid Arrays

Board mounted in the thermal Chamber During the Tests

# Xilinx SP601 FPGA Board-1 (Preliminary Thermal Test Results Summary)

<table>
<thead>
<tr>
<th>Test #</th>
<th>Test Performed to Health/Functional Check</th>
<th>+25</th>
<th>+50</th>
<th>+75</th>
<th>+100</th>
<th>+125</th>
<th>+25</th>
<th>0</th>
<th>-30</th>
<th>-30±10</th>
<th>-65</th>
<th>-60±10</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Universal Asynchronous Receiver/Transmitter (UART)</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Light Emitting Diodes</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Timer Test</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Flash Memory</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Inter-Integrated Circuit (IIC) Electrically Erasable Programmable Read-Only Memory (EEPROM)</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>ETHERNET Lite Test</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>General Purpose Input/output (GPIO) Switches</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Multi-Port Memory Controller (MPMC) Memory Test or External Memory Test</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>MPMC test failed @125C and recovered when the temperature reduced..</td>
<td></td>
</tr>
</tbody>
</table>

June 26, 2015
6th NEPP Electronic Technology Workshop
Micro semi ProASIC3/E Evaluation FPGA Board

208 PQFP; 208 Plastic Quad Flat Pack

Board mounted in the thermal Chamber During the Tests

## Microsemi ProASIC3/E Evaluation FPGA Board (Preliminary Test Results Summary)

<table>
<thead>
<tr>
<th>Test #</th>
<th>Test Performed to Health/Functional Check</th>
<th>+25</th>
<th>+50</th>
<th>+75</th>
<th>+100</th>
<th>+125</th>
<th>+25</th>
<th>0</th>
<th>-30</th>
<th>-30 ± 10</th>
<th>-65±10</th>
<th>-75±10</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Flashing Light Emitting Diodes (LEDs) Demo: Right to Left</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Flashing Light Emitting Diodes (LEDs) Demo: Left to Right</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>8-Bit Counter -- Count Up</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>8-Bit Counter -- Counting Down</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>8-Bit Counter -- Counting Up or Down with Forced State</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Functional</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Detailed Description of Virtex-5 FPGA ML50X Family Components (Front)

Board mounted in the thermal Chamber During the Tests

1136 FCBGA: 1136 Flip Chip Ball grid Arrays
Detailed Description of Virtex-5 FPGA ML50X Family Components (Back)ML50x Evaluation Platform with CF Card

## Preliminary Test Results

### Xilinx ML507 FPGA Evaluation Board

#### Tested

<table>
<thead>
<tr>
<th>Test #</th>
<th>Test Performed to Health/Functional Check</th>
<th>+25</th>
<th>+50</th>
<th>+75</th>
<th>+100</th>
<th>+125</th>
<th>+25</th>
<th>0</th>
<th>-30</th>
<th>-30±10</th>
<th>-65</th>
<th>-55±10</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Virtex-5 Slide Show</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Recovered</td>
</tr>
<tr>
<td>2</td>
<td>Test Universal Serial Bus (USB) Demo</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Recovered</td>
</tr>
<tr>
<td>3</td>
<td>Test Double Data Rate (DDR) Random Access Memory (RAM)</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Recovered</td>
</tr>
<tr>
<td>4</td>
<td>Test Zero Burst Turnaround (ZBT) Static Random-Access Memory (SRAM)</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL, LEDs Went Black or Board is Black</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Recovered</td>
</tr>
<tr>
<td>5</td>
<td>Light Emitting Diodes</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Recovered</td>
</tr>
<tr>
<td>6</td>
<td>Test Push Buttons</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Recovered</td>
</tr>
<tr>
<td>7</td>
<td>Test Dual in-line package (DIP) Switches</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Recovered</td>
</tr>
<tr>
<td>8</td>
<td>Test Character Liquid Crystal Display (LCD)</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL (Hard to Read)</td>
<td>FAIL (Gray)</td>
<td>FAIL</td>
<td>FAIL, Characters Missing</td>
<td>No Visible FAIL</td>
<td>No Visible FAIL</td>
<td>No Visible FAIL</td>
<td>No Visible FAIL</td>
<td>LCD did not recover fully. Characters missing.</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Test Video Graphics Array (VGA) Output</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Recovered</td>
</tr>
<tr>
<td>10</td>
<td>Test Piezo Transducer</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>FAIL</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>PASS</td>
<td>Recovered</td>
</tr>
</tbody>
</table>

**June 26, 2015**

6th NEPP Electronic Technology Workshop
COTS FPGA Boards at -65°C
Thermal Cycling of COTS Boards

Time

Temperature, C

June 26, 2015
6th NEPP Electronic Technology Workshop
Environmental Stress Screening (ESS)
Schematics of Willoughby Environmental Stress Screening (ESS) testing: -55°C to +125°C

- Shaker Control and Monitoring Control Equipment
  - Test PCB or Test article (PBGA/CCGA board/GoPro etc.)
  - Heater assembly
  - Cooling assembly
  - Insulator
  - Al adapter plate
  - Electrical cable
  - Accelerometers

- Safety Controller
- Temperature Controller
- Electrical umbilical
- Benchtop solenoid valve box with redundant LN2 safety solenoid valve

- LN2 hose

- Shaker Table

- June 26, 2015

6th NEPP Electronic Technology Workshop
Shaker table to implement Willoughby ESS spectrum

- Designed and Manufactured the hot-cold plate for -65°C to +125°C during ESS spectrum implementation with shaker table
Hot and Cold fixture for the RV Shaker Table
Willoughby ESS spectrum to test COTS Test Boards

- Random vibration test equipment to cover this acceleration range to implement the ESS spectrum is available for this effort.
- Temperature variation capability during implementation of Willoughby ESS testing using above random vibration spectrum is in progress.

<table>
<thead>
<tr>
<th>FREQ(Hz)</th>
<th>ASD(G²/Hz)</th>
<th>dB</th>
<th>OCT</th>
<th>dB/OCT</th>
<th>AREA</th>
<th>Acceleration</th>
</tr>
</thead>
<tbody>
<tr>
<td>20.00</td>
<td>0.0100</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>80.00</td>
<td>0.0400</td>
<td>6.02</td>
<td>2.00</td>
<td>3.01</td>
<td>1.50</td>
<td>1.22</td>
</tr>
<tr>
<td>350.00</td>
<td>0.0400</td>
<td>0.00</td>
<td>2.13</td>
<td>0.00</td>
<td>12.30</td>
<td>3.51</td>
</tr>
<tr>
<td>2000.00</td>
<td>0.0070</td>
<td>-7.57</td>
<td>2.51</td>
<td>-3.01</td>
<td>36.70</td>
<td><strong>6.06</strong></td>
</tr>
</tbody>
</table>
Highly Accelerated Life Testing (HALT)
Installed daisy-chained PBGA test boards in a HALT test chamber. HALT chamber has a thermal control (-55°C to +125°C) and mechanical shock control up to 50g. Initial tests have already been begun.

Data logging system has been completed and tested to monitor the resistance of daisy chained PBGA packages during HALT test.

The tests will be conducted in a temperature range of -65°C to +125°C. Developing a DoE to implement with the HALT with the above set-up.
Temperature Step Stress Test
+25°C to -65°C to +125°C at a Certain temperature ramp rate
Rapid Thermal Transitions Stress Test

+25°C to -65°C to +125°C at very high temperature ramp rate (~50°C/minute)
Shock Step Stress Test at a given temperature of 25°C
Shock Step Stress Test at a constant temperature of -65°C
Shock Step Stress Test at a constant temperature of +125°C
Combined Rapid Thermal Transitions Stress and Shock Test

+25°C to -65°C to +125°C at very high temperature ramp rate (~50°C/minute)
GoPro Camera Thermal Cycling
GoPro Camera Thermal Cycling

1 Thermal Cycle duration

Begin of Thermal Cycle 1

+70°C

30 minutes dwell

Temp ramp rate:
~5°C/minute

ΔT = 190°C

-135°C±10°C

15-30 minutes dwell

Repeat thermal cycles

End of Thermal Cycle 1

Time, hours

Temperature, °C

Room Temperature

National Aeronautics and Space Administration
Jet Propulsion Laboratory
California Institute of Technology

Ram

June 26, 2015

6th NEPP Electronic Technology Workshop
Passive Components in GoPro Camera for Mars Helicopter Applications

Miniaturized Passive Components

Passive Components in GoPro Camera for Mars Helicopter Applications
Passive Components in GoPro Camera for Mars Helicopter Applications
Thermal Cycling of GoPro Camera

• We completed a total of 193 thermal cycles from -135°C to +70°C.
  – Camera is functional after thermal cycling
  – Battery was removed from the camera during thermal cycling.
  – Wireless communication has shown an anomaly after thermal cycling.
  – Further assessment plan are in progress to determine any problems with the electronic packaging.
CCGA 1752, Virtex-5 Daisy-Chain Board
Thermal Cycling Profile (CCGA Virtex-5)

- **Room Temperature**
  - Begin of Thermal Cycle 1
  - Temp ramp rate: ~5°C/minute
  - ΔT = 190°C
  - 15-30 minutes dwell
  - -55°C±10°C
- **End of Thermal Cycle 1**
  - Repeat thermal cycles

**End of Thermal Cycle 1**
- 30 minutes dwell
- +125°C

**1 Thermal Cycle duration**

**Time, hours**

National Aeronautics and Space Administration
Jet Propulsion Laboratory
California Institute of Technology
Assembled CCGA 1752 Advanced Kyocera Package

CCGA 1752, Virtex-5
Assembled CCGA 1752
Advanced Kyocera Package
X-Ray Image of the assembled CCGA 1752
Advanced Kyocera Package
X-Ray Image of the assembled CCGA 1752
Advanced Kyocera Package

Corner of CCGA1752
No anomalies like shorts were noted. Reflow quality of the columns and solder joints was good.
No change in daisy-chain resistance was observed which indicates no anomalies/failures.
No change in daisy-chain resistance observed which indicates no anomalies/failures.
No change in daisy-chain resistance observed which indicates no anomalies/failures.
No change in daisy-chain resistance observed which indicates no anomalies/failures.
Summary-1

- Using of HALT technique to assess fatigue reliability of electronic packaging designs:
  - temperature range: –65°C to +125°C
  - acceleration range of up to 50g.

- The test boards were subjected to various g levels, dwell durations, and the hot and cold temperature levels. Advanced electronic packages have shown signs of continuity problems.
  - plastic ball grid array (PBGA)
    Designed a test board with various PBGA size packages and implementation of HALT technique to assess is in progress.

- Virtex-5 CCGA board has been designed and fabricated. Base line thermal cycling data from -55°C±10 to +125°C.
  - X-ray imaging of assembled CCGA 1752 is normal without any defects or anomalies.
  - CCGA 1752 daisy-chain test boards with 250 thermal cycles. No anomalies were noted in daisy-chain resistance data.
• LCD display on *Xilinx V-5* board has started going bad after +75°C. The board went to dark (all the LEDs are not glowing) at +125°C. The LEDs have comeback once the temperature is below 75°C. Lost some segments though after high temperature exposure. LCD displays are sensitive to temperature above +75°C and cold temperatures down to -65°C.

• 12 Thermal cycles were performed from -65°C to +125°C. LCDs became completely black/not functional.

• Microsemi ASIC3/E board showed no problems even @ +125°C and also down to -65°C.

• Multi-Port Memory Controller (MPMC) Memory Test or External Memory Test failed in Spartan SP601 evaluation board at +125°C.

• Designed and fabricated cold and hot fixture for the shaker table. Preliminary assessment of the boards using HASS technique will be performed during the next few quarters.
Acknowledgements

• The research work described in this paper was carried out at the Jet Propulsion Laboratory, Caltech, Pasadena, CA.

• NEPP program is highly appreciated for supporting this task. MSL and other Projects at JPL and other NASA centers has generated the interest in me in obtaining the experimental data for SMT packages in a short duration for present and future JPL/NASA projects.

• Thanks are due to
  – Dr. Doug Sheldon, Mr. Mike Sampson, and Mr. Ken Label for their interest and support under NEPP packaging program.
  – Dr. Justin Maki is acknowledged for the initial GoPRO environmental work.
  – Charles Rhoades for his help in testing of the COTS boards.
  – Emilio Vazquez for his help in the software package.
  – John Forgrave and Mark Boyles for their remarks/suggestions on the presentation.