EEE Parts Strategies for SmallSat Missions

Neutron Star Interior Composition ExploRer as an Example

Christopher Green, NASA GSFC
Christopher.M.Green-1@nasa.gov
# Acronyms

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>COTS</td>
<td>Commercial Off The Shelf</td>
</tr>
<tr>
<td>DPA</td>
<td>Destructive Physical Analysis</td>
</tr>
<tr>
<td>ISS</td>
<td>International Space Station</td>
</tr>
<tr>
<td>LDC</td>
<td>Lot Date Code</td>
</tr>
<tr>
<td>MIL</td>
<td>Military</td>
</tr>
<tr>
<td>MIT</td>
<td>Massachusetts Institute of Technology</td>
</tr>
<tr>
<td>NICER</td>
<td>Neutron star Interior Composition ExploreR</td>
</tr>
<tr>
<td>SCD</td>
<td>Source Control Drawing</td>
</tr>
<tr>
<td>TEC</td>
<td>Thermo Electric Cooler</td>
</tr>
</tbody>
</table>
Neutron star Interior Composition ExploreR (NICER)

- Partnership with GSFC and MIT Kavli Institute
- X-ray timing and spectroscopy instrument mounted on International Space Station
- Class D mission – 18 months ISS orbit
  - Relatively benign environment
  - Moderately short duration
- Systems include Gimbal Control Electronics, Main Electronics Box, ISS Power Conversion, Star Tracker, Measurement Power Units, and Focal Plane Modules.
- Design (and mission proposal) based on successful prototype X-ray detector electronics. Array of X-ray Detection, 56 total detectors, 8x7 configuration
- Consolidated Parts Control Plan into the Mission Assurance Requirements, rather than separate document.
- Selected EEE-INST-002 Grade 3, lowest grade available, as baseline “requirement”
NICER System Architecture
Reliability Requirements: Do No Harm to ISS or Crew

• NICER was willing to take class D risks, except when it came to Safety-treated just as critical as any other ISS or manned mission.

• Systems were ranked in terms of criticality (specifically safety critical)

• **High Criticality** systems based on heritage designs, using Grade 2 parts
  • No cost savings to redesign with lower grade parts
  • Gimbal Control Electronics, Main Electronics Box, Deployment and Pointing System

• **Single String** Systems with **lower Fault Tolerance**, using Grade 2 parts
  • ISS Power Conversion, Star Tracker…

• **Fault Tolerant**, and **Lower Criticality** Systems taking advantage of COTS parts with minimal piece part screening
  • Detector electronics inherently fault tolerant featuring 56 detectors (minimum 35 needed to meet science objectives).
  • COTS parts enabled higher resolution/science objectives.
# NEPP Guidance for SmallSat Parts

## Criticality/Fault Tolerance

<table>
<thead>
<tr>
<th>High</th>
<th>Level 1 or 2 suggested. COTS upscreening/testing recommended. Fault tolerant designs for COTS.</th>
<th>Level 1 or 2, rad hard suggested. Full upscreening for COTS. Fault tolerant designs for COTS.</th>
<th>Level 1 or 2, rad hard recommended. Full upscreening for COTS. Fault tolerant designs for COTS.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Medium</td>
<td>COTS upscreening/testing recommended. Fault-tolerance suggested</td>
<td>COTS upscreening/testing recommended. Fault-tolerance recommended</td>
<td>Level 1 or 2, rad hard suggested. Full upscreening for COTS. Fault tolerant designs for COTS.</td>
</tr>
<tr>
<td>Low</td>
<td>COTS upscreening/testing optional. Do no harm (to others)</td>
<td>COTS upscreening/testing recommended. Fault-tolerance suggested. Do no harm (to others)</td>
<td>Rad hard suggested. COTS upscreening/testing recommended. Fault tolerance recommended</td>
</tr>
</tbody>
</table>

## Environment/Lifetime

<table>
<thead>
<tr>
<th>Low</th>
<th>Medium</th>
<th>High</th>
</tr>
</thead>
</table>

To be presented by Chris Green at NEPP Electronics Technology Workshop June 17-20, 2019
Detector Electronics

• Based on COTS parts
• Each Detector sits on a Preamp Board,
• 8 detectors/preamps controlled by 7 Measurement Power Units, including Analog and Digital Board
• Commercial/Custom X-ray Detector- Vacuum sealed, TEC cooled, Multi-planar construction Hybrid, sealed in micron thick “glass” window.
• Commercial obsolete Atmel Microprocessor- critical to the hardware, could not be designed out.
• Other COTS diodes, transistors, microcircuits, and passives.
X-Ray Silicon Drift Detector Hybrids

• Parts were customized with window and collimator dimensions specific for NICER mission.
• SCD for procurement, mostly electrical performance specs.
• Internal 2 stage TEC qualified to Telcordia GR-468
• Standard manufacturing processes, workmanship, and testing from manufacturer
• Performed precap inspection on our flight lot, mostly informational.
• Sample DPA on flight lot
• Performed Proton Radiation Characterization at Massachusetts General Hospital
• Fault Tolerant by system design- but common mode failures could impact science
Atmel Microprocessor

• Had been recently obsoleted at the time- bought up large quantity of two LDCs remaining in authorized distributor inventory.

• Built-in unique features, 8 input channels, etc. which made it highly suited for the application (and difficult to design away from).

• Performed DPA- did identify pure tin leads (expected) and a clean looking planar device construction.

• Flight Heritage? Had flown on Danish Aalborg University AAUSAT-2 and AAUSAT-3, worked “successfully” in that radiation environment multiple years.
Remaining Detector Parts

- Tried proposing more traditional “flight” parts- very few were possible due to part package size constraints. Larger parts would necessitate fewer detectors/less fault tolerance.

- Were able to keep selected capacitor values within reasonable range (available flight equivalents).

- Attempted to use MIL “ish” capacitors and resistors when available (lead time). Ended with a mix of COTS and screened/MIL parts due to schedule constraints.

- Swapped out COTS micro-D connectors for more suitable MIL parts and plating finishes.

- Class H, rad “tolerant” DC/DC converters over COTS options.

- Board level testing campaign- accumulate at least 700 hours of operational time, and through environmental test campaign (cycle, vibe, etc) prior to launch

- Anecdote: we did uncover one capacitor short circuit failure during board level screening campaign- ended up being one of the MIL “ish” screened parts.
NICER Results

• Launched June 3, 2017, Completed 24+ month mission, still working today
• 95% of COTS detectors survived board level screening campaign
• NICER has produced 30 peer reviewed papers so far, a dozen in the review process right now… and many more to come…
• Principle Investigators: Keith C. Gendreau, Zaven Arzoumanian
• Project Manager: Sridhar Manthripragada
• Chief Safety and Mission Assurance Officer: Susie Pollard
• Radiation Effects Engineer: Megan Casey
• Links and References:
  • https://www.nasa.gov/nicer
  • https://heasarc.gsfc.nasa.gov/docs/nicer/index.html
  • http://amptek.com/products/fast-sdd-silicon-drift-detector/
  • https://directory.eoportal.org/web/etoportal/satellite-missions/a/aausat-2
In-House SmallSat Architecture Development

James Fraction – GMSA / DellingrX C&DH Lead
NASA Goddard Space Flight Center
Code 561: Flight Data Systems and Radiation Effects Branch
James.E.Fraction@nasa.gov
301-286-2094
SmallSat Relevance to GSFC

Significantly more missions, even though small, provide unique opportunities

- Additional diversity to the directorate portfolio, inherently reducing risk and reliance on large missions
- Significant opportunities to train personnel across the full life-cycle due to decreased development schedules and increased number of missions
- Increased interaction frequency with and throughout the science community (including the underserved)
  - Establishing relationships early puts us on ground floor of next big science idea/mission

6U LEO 6U ↑Rel ↑Rad 12U+ Planetary Constellations 25-100 Armada

Increased mission complexity
GSFC poised to innovate SmallSat solutions

<table>
<thead>
<tr>
<th>SmallSat Mission Challenges</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Radiation</td>
<td>Surviving and performing in high radiation environments</td>
</tr>
<tr>
<td>Lifetime</td>
<td>Surviving long duration cruises</td>
</tr>
<tr>
<td>Ride opportunities</td>
<td>Achieving higher reliability because the fly-learn-refly philosophy doesn’t hold</td>
</tr>
<tr>
<td>Power</td>
<td>Generating solar power beyond 1 AU</td>
</tr>
<tr>
<td></td>
<td>Increasing capability for telecom and propulsion</td>
</tr>
<tr>
<td>Thermal</td>
<td>Dissipating increased power from subsystems, inside 1AU, or near high albedo planetary bodies</td>
</tr>
<tr>
<td>Telecom</td>
<td>Closing direct to earth links over large distances</td>
</tr>
<tr>
<td></td>
<td>Crosslinking to relay mothership</td>
</tr>
<tr>
<td>GN&amp;C</td>
<td>Tracking and navigating outside GPS desaturating wheels</td>
</tr>
<tr>
<td>Propulsion</td>
<td>Increasing delta-V for orbit insertions and exploration</td>
</tr>
</tbody>
</table>

- Enable challenging and harsh environment mission architectures being proposed by our scientists, especially planetary missions
- Tailor balancing/scaling of programmatic and technical risks for Class-D missions
- Reduce SWaP while increasing flexibility and robustness by integrating electronics and software for core subsystems
Alternative Concepts

• Big mission thinking and point designs lead to high cost

• Out of house bus solutions
  ➢ Adequate for simple LEO
  ➢ Gaining momentum but do not currently meet all needs
  ➢ Does not provide additional benefits including employee development and skills, technology infusion, and flexibility

Common spacecraft architecture reduces non-recurring engineering providing a cost efficient solution to meet the demanding SmallSat science mission being proposed now and in the near future.
The Goddard Modular SmallSat Architecture (GMSA) was the initial in-house initiative that addressed the need for developing high reliability SmallSat technology within a minimum 6U SmallSat volume.

The purpose of GMSA is to have a spacecraft architecture that can enable high reliable, long duration SmallSat missions that operate in harsh radiation environments.

GMSA can accommodate spacecraft subsystems developed both within NASA and outside of NASA.

The initial GMSA hardware development involved the design and assembly of multiple board assemblies that implements the Command and Data Handling (C&DH) subsystem the Power System Electronics (PSE) subsystem functionality within the satellite.
C&DH Primary Functions

• C&DH hardware consists of the following two boards:
  - SmallSat Common Electronics Board (SCEB)
  - Adapter Board

• GMSA C&DH supports the following features:
  - TID > 20 krad
  - SEL immune
  - 2 years mission including activation and checkout (does not include storage)
  - Predominant use of flight qualified parts for higher reliability.
C&DH Interfaces

• Multiple I/O options
  - 4 RS-422 drivers and 4 RS-422 receivers
    o Interface for up to 4 additional RS-422 drivers and 4 RS-422 receivers populated on the Adapter Board
  - Interface for 4 LVDS drivers and 4 LVDS receivers populated on the Adapter Board
  - 1 dedicated CAN bus interface
  - 2 dedicated spacecraft SPI interfaces each with 2 slave select signals
  - 2 dedicated spacecraft I2C interfaces
  - 1 dedicated I2C interface to the PSE
  - 1 dedicated I2C interface to the SCEB Adapter Board for controlling multiple multiplexers and 16 general purpose inputs / outputs (GPIO)
  - 4 inputs from the SCEB Adapter Board that are +5V tolerant
  - ADC I/Os
  - Driver signals for 3 H-bridge drivers on the SCEB Adapter Board
C&DH General Information

- Target C&DH Assembly Power Consumption: < 3 Watts

- C&DH Total Mass = 419.86 g
  - SCEB (Processor Board): 135 g
  - Adapter Board: 258.55 g
  - C&DH Assembly Hardware: 26.31 grams

- Temperature Ranges:
  - C&DH survival temperature range: -40°C to +65°C
  - C&DH operating temperature range: -20°C to +50°C

- Individual Board Dimensions: 90 mm x 90 mm

- C&DH Assembly Dimensions: 116.56 mm x 44.35 mm x 92.51 mm (LxWxH)
COTS Parts Selection

- Mosfets used to implement 3 H-bridge drivers had to be COTS parts because of limited board area for placement of these parts.

- Completed TID and SEE testing on both mosfets used:
  - N-channel Mosfet: ON Semiconductor BSS123
  - P-channel Mosfet: Vishay Siliconix SI1013

- TID testing was completed at NASA Goddard Space Flight Center by Rebekah Austin

- SEE testing was completed at Lawrence Berkeley National Laboratory by Michael Campola and Jean-Marie Lauenstein
COTS Parts Selection

• TID test results showed the following:
  ➢ Changes in the supply current were not seen till 50 krad(Si) and this was a slight increase in the drain and ground voltages.
  ➢ At 100 krad(Si), the average supply current also started to increase.
  ➢ The output load current did not change noticeably over dose.
  ➢ The circuits also exhibited little part to part variability.

• SEE test results showed the following:
  ➢ All of the BS123 NFET devices failed at 1039 MeV Ag. These failures were observed between 25 and 50 Vds with Vgs at 0V.
  ➢ All Si1013 PFET devices passed at 1039 MeV Ag with a maximum Vds of 20 V and Vgs at 6 V.

• Test results were satisfactory based on the design implementation
Continuing Work

• The GMSA experience laid the foundation for bridging into the DellingrX architecture

• The lessons learned from the GMSA hardware development effort along with in-flight experience on multiple in-house SmallSat missions over the past few years have been very beneficial to the formulation of the DellingrX architecture
SpaceCube v3.0 Mini
NASA Next-Generation Data-Processing System for Advanced CubeSat Applications

Christopher Wilson, PhD
Science Data Processing Branch
Software Engineering Division
NASA - Goddard Space Flight Center
Greenbelt, MD, USA

NASA Electronic Parts and Packaging (NEPP) Program
2019 Electronics Technology Workshop

June 2019
## Acronyms

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>BL-TMR</td>
<td>BYU-LANLTMR</td>
</tr>
<tr>
<td>cFE</td>
<td>Core Flight Executive</td>
</tr>
<tr>
<td>cFS</td>
<td>Core Flight System</td>
</tr>
<tr>
<td>CPU</td>
<td>Central Processing Unit</td>
</tr>
<tr>
<td>CSP</td>
<td>CHREC/CubeSat Space Processor</td>
</tr>
<tr>
<td>DSP</td>
<td>Digital Signal Processor</td>
</tr>
<tr>
<td>FF</td>
<td>Flip-Flop</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field Programmable Gate Array</td>
</tr>
<tr>
<td>FSM</td>
<td>Finite State Machine</td>
</tr>
<tr>
<td>ISA</td>
<td>Instruction Set Architecture</td>
</tr>
<tr>
<td>LEO</td>
<td>low-Earth Orbit</td>
</tr>
<tr>
<td>MGT</td>
<td>Multi-Gigabit Transceiver</td>
</tr>
<tr>
<td>PCB</td>
<td>Printed Circuit Board</td>
</tr>
<tr>
<td>RE</td>
<td>Recurring Engineering</td>
</tr>
<tr>
<td>SBC</td>
<td>Single-Board Computer</td>
</tr>
<tr>
<td>SEL</td>
<td>Single-Event Latchup</td>
</tr>
<tr>
<td>SEM</td>
<td>Soft Error Mitigation</td>
</tr>
<tr>
<td>TID</td>
<td>Total Ionizing Dose</td>
</tr>
<tr>
<td>TMR</td>
<td>Triple Modular Redundancy</td>
</tr>
</tbody>
</table>
Outline

1. Introduction

2. SpaceCube Overview
   - SpaceCube Introduction
   - SpaceCube Approach
   - Mini Design Philosophy
   - Lessons Learned

3. SmallSat / CubeSats for Space
   - SmallSat/CubeSat Challenge
   - Xilinx Space-grade Devices
   - Kintex UltraScale
   - Soft-Core Processors

4. SpaceCube v3.0 Mini
   - Configuration Schemes
   - Fault-Tolerant Operation
   - Specification
**Goals**

Develop reliable, high-speed hybrid processor using **SpaceCube design approach** to enable next-generation instrument and CubeSat capability

**Motivations**

Many commercial CubeSat processor offerings primarily target benign LEO orbits and do not **strongly address** radiation concerns and parts qualification

Need exceptional capability to support complex applications such as artificial intelligence

**Challenges**

Managing PCB area restrictions for rad-hard components, balancing cost, educating mission designers for key reliability differences
**SpaceCube Introduction**

**What is SpaceCube?**

A family of NASA developed space processors that established a **hybrid-processing approach** combining radiation-hardened and commercial components while emphasizing a novel architecture **harmonizing** the best capabilities of CPUs, DSPs, and FPGAs.

High performance reconfigurable science / mission data processor based on Xilinx FPGAs

- Hybrid processing …
  - CPU, DSP, and FPGA logic
- Integrated “radiation upset mitigation” techniques
- SpaceCube “core software” infrastructure (cFE/cFS and “SpaceCube Linux” with Xenomai)
- Small “critical function” manager/watchdog
- Standard high-speed (multi-Gbps) interfaces
SpaceCube Heritage

Closing the gap with commercial processors while retaining reliability

- 57+ Xilinx device-years on orbit
- 26 Xilinx FPGAs in space to date (2019)
- 11 systems in space to date (2019)

SpaceCube v1.0
STS-125, MISSE-7, STP-H4, STP-H5, STP-H6

SpaceCube v1.5
SMART (ORS)

SpaceCube v2.0-EM
STP-H4, STP-H5

SpaceCube v2.0-FLT
RRM3, STP-H6 (NavCube)

SpaceCube v2.0 Mini
STP-H5, UVSC-GEO
SpaceCube Approach

01 The traditional path of developing radiation-hardened flight processor will not work ... they are always one or two generations behind

02 Use latest radiation-tolerant* processing elements to achieve massive improvement in “MIPS/watt” (for same size/weight/power)

03 Accept that radiation induced upsets may happen occasionally and just deal with them appropriately ... any level of reliability can be achieved via smart system design!

*Radiation tolerant – susceptible to radiation induced upsets (bit flips) but not radiation-induced destructive failures (latch-up)
Mini Design Philosophy

- **Same Approach, Smaller Size**
  
  SpaceCube design approach applied to smaller form-factor

- **Key Design Reused**
  
  Much of UltraScale design and interface remain same between cards including DDR Pinout

- **Supervision Requested**
  
  Radiation-hardened monitor architecture and code reusable

- **Trade in, Trade Out**
  
  EEE parts trades, analysis, and circuits extensively leveraged from main card design
Mini Form Factor Lessons Learned

**Manufacturability**
Difficult to manufacture due to rigid-flex and laser-drilled microvias. Tied to single vendor design.

**Monitor Design**
Aeroflex rad-hard monitor was effective, however, limited by FPGA resources preventing more robust design.

**CubeSat Connector**
Samtec SEARAY connector provided flexibility and performance, same connector used with SpaceVNX (VITA 74.4)

**Backplane Advantage**
Backplane allows swapping of individual card as advances/improvements are made and can easily incorporate new components
SmallSat/CubeSat Processor Challenge

Massively Expanding Commercial Market for SBCs
- Tons of commercial vendors in CubeSat Market (e.g. Pumpkin, Tyvak, GomSpace, ISIS, Clyde Space, etc...)

Mission Developers Seeking Commercial Hardware
- Under pressure from cost-cap missions, and reducing costs in general
- Reduced RE for constellation mission concepts
- Attractive all-commercial solutions provided integrating several CubeSat “Kit” types of cards

Not Designed With Harsh Orbit Considerations Beyond LEO
- Many vendors have performed limited radiation testing and largely support missions in more benign LEO orbits
- Mission is radiation test approach
- Little-to-no additional radiation testing or parts qualification
- No recommendations for fault-tolerant configurations of offered SBCs

# Xilinx Space Devices Compared

<table>
<thead>
<tr>
<th>Resource</th>
<th>FX60</th>
<th>FX140</th>
<th>FX130</th>
<th>KU060</th>
<th>KU060 vs. V5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic Cells</td>
<td>56,880</td>
<td>142,128</td>
<td>131,072</td>
<td>726,000</td>
<td>5.54x</td>
</tr>
<tr>
<td>CLB FF</td>
<td>50,560</td>
<td>126,336</td>
<td>81,920</td>
<td>663,360</td>
<td>8.10x</td>
</tr>
<tr>
<td>Max Distributed RAM (Kb)</td>
<td>395</td>
<td>987</td>
<td>1,580</td>
<td>9,180</td>
<td>5.81x</td>
</tr>
<tr>
<td>Total Block RAM (Kb)</td>
<td>4,176</td>
<td>9,936</td>
<td>10,728</td>
<td>38 Mb</td>
<td>3.54x</td>
</tr>
<tr>
<td>BRAM/FIFO ECC (36 Kb)</td>
<td>--------</td>
<td>--------</td>
<td>--------</td>
<td>1,080</td>
<td>N/A</td>
</tr>
<tr>
<td>DSP Slices</td>
<td>128</td>
<td>192</td>
<td>320</td>
<td>2,760</td>
<td>8.63x</td>
</tr>
<tr>
<td>MGT</td>
<td>18 @ 4.25 Gbps</td>
<td>32 @ 12.5 Gbps</td>
<td></td>
<td></td>
<td>5.23x</td>
</tr>
<tr>
<td>TID (krad)</td>
<td>300</td>
<td>300</td>
<td>1,000</td>
<td>120</td>
<td>(0.12)</td>
</tr>
<tr>
<td>SEL</td>
<td>&gt;125</td>
<td>&gt;125</td>
<td>&gt;125</td>
<td>~80</td>
<td>(0.64)</td>
</tr>
<tr>
<td>Flow</td>
<td>V-Flow (QML-V)</td>
<td>B-Flow (QML-Q)</td>
<td>V-Flow (QML-V)</td>
<td>B-Flow (QML-Q)</td>
<td>N/A</td>
</tr>
<tr>
<td>Package</td>
<td>35 x 35 mm</td>
<td>40 x 40 mm</td>
<td>45 x 45 mm</td>
<td>40 x 40 mm</td>
<td>(0.78)</td>
</tr>
</tbody>
</table>
Xilinx Kintex UltraScale XQRKU060

- First 20 nm FPGA for Space
  - Designed for SEU mitigation (>40 patents)
  - Deploys same commercial silicon mask set
  - Uses Vivado UltraFast Development

- Ruggedized 1509 CCGA
  - 40 mm x 40mm package
  - Footprint compatible A1517

- Product Space Test Flows
  - B-Flow (QML-Q Equiv.) and Y-Flow (QML-Y Compliant)

- Commercial Radiation Testing Results
  - Improved Xsect compared to 7 series
  - No observed classical SEL signatures


Fault-Tolerant Soft-Core Processing

**Xilinx TMR MicroBlaze**
- Built-in Xilinx TMR solution for newer FPGAs
- Includes TMR SEM IP Core
- Vivado IP integrator for easy project creation

**BL-TMR MicroBlaze**
- BYU-LANL TMR Tool (BL-TMR) provides automated TMR application
- Fault Injection on MicroBlaze performed for SpaceCube v2.0

**BL-TMR RISC-V**
- RISC-V is a promising new ISA processor gaining popularity for Intel and Xilinx FPGAs
- Neutron radiation test of Taiga RISC-V
- 27% decrease in operational frequency, for 33x improvement in cross section

### Resource Utilization of TMR Designs on KU040

<table>
<thead>
<tr>
<th>Resource</th>
<th>MicroBlaze Stand Alone</th>
<th>Xilinx TMR MicroBlaze</th>
<th>BL-TMR MicroBlaze</th>
<th>BL-TMR RISC-V</th>
</tr>
</thead>
<tbody>
<tr>
<td>LUTs</td>
<td>3.29%</td>
<td>9.81%</td>
<td>15.58%</td>
<td>0.80%</td>
</tr>
<tr>
<td>CLB FF</td>
<td>1.63%</td>
<td>4.77%</td>
<td>4.89%</td>
<td>0.20%</td>
</tr>
<tr>
<td>BRAM/FIFO ECC (36 Kb)</td>
<td>12.50%</td>
<td>37.50%</td>
<td>37.50%</td>
<td>1.00%</td>
</tr>
<tr>
<td>DSP Slices</td>
<td>0.31%</td>
<td>0.94%</td>
<td>0.94%</td>
<td>0.20%</td>
</tr>
<tr>
<td>FMax</td>
<td>-----</td>
<td>0.95x</td>
<td>0.88x</td>
<td>0.73x</td>
</tr>
</tbody>
</table>

SCv3.0 Mini Booting Configuration

Selective Configuration
- Kintex configured via SelectMAP from backplane or on-board RTProASIC3 supervisor
- Dozens of configuration files stored with redundant copies across multiple internal dies

Robust RTProASIC Monitor
- Verifies configuration files are valid via page-level CRC checks
- Can reconstruct valid configuration file from several corrupted ones
- Internal FSM ensures Kintex programming and boot sequence is completed correctly
- Automatic program retry

Flexible Configuration
- Can be reconfigured via command from spacecraft to ProASIC
- Can change configurations in-flight to support dynamic mission requirements
SCv3.0 Mini Fault-Tolerant Architecture

Stand-Alone Operation (RT-ProASIC)
- Scrubs Kintex configuration during operation via either:
  - Blind scrubbing (consistent time interval)
  - Smart scrubbing (readback scrubbing to check configuration and correct errors as they are detected)
- Scrubs configuration files in NAND flash memory

Companion-Card Operation (GSFC CubeSat Bus)
- Combines reliability of RTG4 with high performance of SCv3Mini to form flexible, reusable SmallSat/CubeSat bus
- RTG4 configures and monitors Mini over the backplane
SCv3.0 Mini High-Level Specifications

Overview

- Apply **SpaceCube design approach** to provide next-generation processor in **CubeSat form-factor**
- Maintain compatibility with SpaceCube v3.0
- High-performance processor of Goddard’s modular CubeSat spacecraft bus Dellingr-X

High-Level Specifications

1x Xilinx Kintex UltraScale

- 1x 2GB DDR3 SDRAM (x72 wide)
- 2x 16GB NAND Flash
- Radiation-Hardened Monitor
- External Interfaces
  - 12x Multi-Gigabit Transceivers
  - 48x LVDS pairs or 96x 1.8V single-ended I/O
  - 30x 3.3V GPIO
  - 2 RS-422/LVDS
  - SelectMAP Interface
- Debug Interfaces
  - 2x RS-422 UART (external transceivers)
  - JTAG
Conclusions

SpaceCube is a MISSION ENABLING technology

• Delivers exceptional on-board computing power
• Cross-cutting (Earth/Space/Planetary/Exploration)
• Being reconfigurable equals BIG SAVINGS
• SpaceCube can be used in all mission applications
  ... up to and including Class A
• Past research / missions have proven viability
• Ready for infusion into operational missions
• Next-Generation CubeSat design for artificial intelligence and machine learning applications
Thank you! Questions?

alessandro.d.geist@nasa.gov
spacecube.nasa.gov

Special thanks to our sponsors: NASA/GSFC IR&D, NASA Satellite Servicing Programs Division (SSPD), NASA Earth Science Technology Office (ESTO), DoD Space Test Program (STP), DoD Operationally Responsive Space (ORS)

Icons courtesy https://www.flaticon.com/packs/marketing-management-2