

## Modeling, Testing, and Simulation of Heavy-Ion Basic Mechanisms in Silicon Carbide Power Devices

Art Witulski, Ken Galloway, Scooter Ball, Josh Caldwell, Robert Johnson Ron Schrimpf, Robert Reed, Mike Alles, and John Hutson Institute for Space and Defense Electronics Vanderbilt University

Biju Jacob, Ljubisa Stevanovic, Edmund Hindle, Emily Potter General Electric Research and GE Aviation

This project supported by NASA grant 80NSSC 21K0766.

NASA Electrical Parts and Packaging (NEPP) Electronics Technology Workshop 06/15/21



1D-One Dimensional BV-Breakdown Voltage of a material "Epi"-Abbreviation of "Epitaxial" FIT-Failures in Time GE-General Electric Corporation JBS-Junction-Barrier Schottky Diode LuSTR-Lunar Surface Technology Research SEB-Single Event Burnout SEM-Scanng Electron Microscope SiC-Silicon Carbide TCAD-Technology Computer-Aided Design Software VU-Vanderbilt University

**Definition of Acronyms** 

WBG-Wide Bandgap semiconductor material

## **NASA ARTEMIS Lunar Program**







HABITABLE MOBILITY PLATFORM







NASA's Lunar Exploration Program Overview Sept.2020



Vanderbilt Engineering



## LuSTR projects for 2021-2023:

#### Innovative ways to identify and access resources on the moon

- Thermal mining to access and trap water vapor (UTEP)
- Rover-mounted drill for water (WUSL)
- Heated cone percussive penetrometer for soil/regolith study (MTU)

#### Next-generation energy storage and power distribution technologies

- Wireless transfer feasibility studies for remote power transfer (UCSB)
- Silicon carbide power components for lunar surface applications (VU)
  - Flexible energy distribution between multiple power grids (OSU)

https://www.nasa.gov/directorates/spacetech/lustr/US\_Universities\_to\_Develop\_Lunar\_Tech\_for\_NASA



Same  $R_{on}$ : WBG > 1 decade higher BV-Well suited to high voltage applications Same BV: WBT > 2 decades lower  $R_{on}$ -Much more efficient than silicon devices



Figure 2. On-resistance versus Breakdown Voltage for wide bandgap materials (*Courtesy Palacios group, MIT*).

Choudhury, et al, Semiconductor Science and Technology, 2013.



- SiC Critical field ~8x of Si
- Depletion width much smaller for same breakdown voltage
- Smaller depletion region
  leads to lower on-resistance
- Higher doping in n- "drift" region in SiC devices than Si
- High fields contribute to more severe single event effects in SiC than in Si





## **Electrical Performance:**

- SEE-tolerant SiC power diodes: Minimum 1200 V, 40 A, with maximum recovery time of 40 ns
- SEE-tolerant SiC power transistors: Normally off (enhancement mode), minimum 600 V, 40 A, Rds\_on < 24 mOhms while preserving low switching losses.

## **Radiation Goal:**

 No heavy-ion induced permanent destructive effects upon irradiation while in blocking configuration (in powered reverse-bias/off state) with ions having a silicon-equivalent surface incident linear energy transfer (LET) of 40 MeV-cm<sup>2</sup>/mg of sufficient energy to maintain a rising LET level throughout the epitaxial layer(s).

## Structure of SiC JBS Diodes and MOSFETs

Schottky **3D TCAD models developed** Diode 1200 V rated vertical JBS diode Ohmic • Ohmic 1200 V rated vertical MOSFET • 10 µm Dimensions/dopings based on ٠ @ 8e15 cm<sup>-3</sup> **Epi Layer** published literature from Wolfspeed Nlon Synopsys Sentaurus tool suite • Cathode **Simulated Breakdown** N+ 10<sup>-7</sup> ⊧ 10<sup>-8</sup> MOSFET Gate 10<sup>-9</sup> MOSFET **10**<sup>-10</sup> Current [A/µm] Diode Source 10<sup>-11</sup> MOSFET Source 10<sup>-12</sup> Lightly-doped I-V D+10 µm 10<sup>-13</sup> 10<sup>-14</sup> **Rated Vds Epitaxial** @ 8e15 cm<sup>-3</sup> Epi Layer 10<sup>-15</sup> Or "epi" 10<sup>-16</sup> N-10<sup>-17</sup> Breakdown layer 10<sup>-18</sup> Drain 1600 0 400 800 1200 2000 N+ Drain Bias [V] D.R. Ball, et al, Trans. Nucl. Sci., Vol 67, 2020.

# SiC Power MOSFET and Diode SEB and Degradation Thresholds



Vanderbilt Engineering 1200 V SiC Power MOSFET and Diode show the same SEB and degradation thresholds 1400 MOSFET SEB **Rated Voltage** Diode SEB 1200 **MOSFET - degradation, this work** SEB Threshold [V] **Diode - degradation MOSFET and Diode SEB** 1000 threshold All experimentally measured points on 1200 V SiC Devices 800 **SEB** Region JBS Diode MOSFET 600 **Source Metal** Leakage Region 400 Poly-Si X **Anode Metal MOSFET** and Diode 200 degradation threshold No Damage 0 N- drift layer N- drift layer 10 20 30 40 50 60 70 (epitaxial layer) (epitaxial layer) LET [MeV-cm<sup>2</sup>/mg] N+ substrate N+ substrate **Drain Metal Cathode Metal** D.R. Ball, et al, Trans. Nucl. Sci., Vol 67, 2020.



- Happens fast on the order of picoseconds vs. device natural response time of nanoseconds
- Indirectly observed via
  - Electrical measurements (leakage or short circuit)
  - Physical imaging in failure analysis (SEM, etc.)
- LuSTR Task for Caldwell failure analysis Lab at VU



Kuboyama, et. al, RADECS 2018



Casey, et. al, IEEE TNS Jan. 2018



(b)

# Similarity of 1200 V MOSFET and Diode Electrical Breakdown in the Off-State - TCAD



## Ion-Induced Re-Distribution of Electric Field **During Strike - TCAD**



Vanderbilt Engineering

Epi-Drain

Interface

**1D Cutline of Electric Field** 

**E**CRIT

**Pre-Strike** 

Ion strike at 500 V drain/cathode bias results in...

- Short circuit from high carrier density
- Re-distribution of bias and electric field ٠
- Local field exceeding electrical ٠ breakdown field (3.2 MV/cm which occurs at 1600 V DC)



10<sup>1</sup>

10<sup>0</sup>

# Impact of Voltage Rating and Epitaxial Depth on SEB in SiC



Vanderbilt Engineering





#### **TEAM MEMBERS AT VANDERBILT UNIVERSITY**

 Prof. Arthur F. Witulski, Dr. Dennis R. Ball, Professor Ronald D. Schrimpf, Dr. Andrew Sternberg, Professor Kenneth F. Galloway, Professor Robert Reed, Professor Michael Alles, and Professor John Hutson

#### TEAM MEMBERS AT GE RESEARCH AND GE AVIATION

o Dr. Biju Jacob, Dr. Ljubisa Stevanovic, Mr. Edmund Hindle, Ms. Emily Potter

#### APPROACH

- Vanderbilt conducts SEE tests on existing GE 3300 V parts to establish baseline performance
- Vanderbilt analyses test results and does TCAD simulation to make recommendations to GE for hardened devices.
- GE designs 3300 V devices that will meet both the SEE-tolerance requirement and electrical specifications for a candidate diode and transistor.
- GE fabricates, tests, packages new MOSFET and diode with hardening strategy (~ 1 year)
- o In parallel, Vanderbilt continues testing, simulation, materials analysis of existing devices
- Vanderbilt tests new devices to verify success in meeting program requirements.

## Timeline for the LuSTR SiC Project



Vanderbilt Engineering

### Major Tasks for LuSTR Project

Objectives		2021				2022				2023			
A	R&D/Testing Specific Aims	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
	Months		1	2 3 4	567	8 9 10	11 12 13	14 15 16	17 18 19	20 21 22	23 24		
1	GE Delivery of Existing Devices to VU												
2	VU Preparation for first ion test												
3	TCAD Model of SiC Diodes and MOSFETs												
4	1st heavy-ion test of GE devices at TAMU												
5	GE and VU spec., order wafer												
6	VU failure analysis on pristine and post-rad devices												
7	VU electrical testing in-situ of pre- and post-rad devices												
8	GE mask design												
9	GE fabricates RH diode and MOSFET in parallel												
10	GE tests, packages, and ships new RH Devices												
11	Vanderbilt conducts second heavy-ion test												
Other tasks								Fabricat	ion				





- Rad-Hard, high voltage, high current power devices required for lunar exploration
- Silicon carbide naturally suited to these applications (electric vehicles on earth)
- 1200 V SiC devices show vulnerability to SEB at ~40% rated voltage
- VU-GE LuSTR program aims to use 3300 V devices to push SiC SEB boundary to significantly higher voltage, without losing electrical advantages
- Tests on hardened 3300 V devices will take place in Spring 2023