



MIL-PRF-38535 Standard Microcircuits Hermetic and Non-hermetic

June 13, 2022

Shri G. Agarwal

NASA – Jet Propulsion Laboratory,
California Institute of Technology

Shri.g.agarwal@jpl.nasa.gov

818-354-5598

This artist's concept depicts astronauts and human habitats on Mars. NASA's Mars 2020 rover will carry a number of technologies that could make Mars safer and easier to explore for humans. JPL is building and will manage operations of the Mars 2020 rover for the NASA Science Mission Directorate at the agency's headquarters in Washington.

Image Credit: NASA

- The mission assurance organizations at NASA have supported many space missions/programs, large and small. Today, that spectrum has got wider, ranging from smallsats/cubesats to flagship missions such as the planned Europa mission. As always, the success of each and every mission counts.
- This presentation is about infusion of new technology into the standards for microcircuits, and the work underway to meet the needs of new missions.



Partnerships (NEPAG is about collaboration)

JEDEC JC-13 (Manufacturers)

JC-13	Solid State Devices for Government Products
JC-13.1	Discrete Semiconductors for Government Products
JC-13.2	Microelectronics for Government Products
JC-13.4	Radiation Hardness
JC-13.5	Hybrids and Multi-chip Modules for Government Products
JC-13.7	New Electronic Device Insertion for Government Products

SAE CE-11/CE-12 (Industry Users, Primes, Subs)

SAE SSTC CE-11	Users of Passive Components
SAE SSTC CE-12	Users of Solid State Devices
CE-12 Management:	
Co-Chairs: S. Agarwal (NASA) and A. Touw (Boeing)	
SAE SSTC CE-11 & CE-12	Space Subcommittee Chair: P. Majewicz (NASA)



Joint meetings held
3 times a year

NASA Centers:

ARC	JSC
GRC	KSC
GSFC	LaRC
JPL	MSFC

Weekly NEPAG and Biweekly
GWG Telecons
(Domestic)

Monthly Telecons
(International and HWG)


Partners from Outside NASA:

Domestic
JHU/APL, Others
The Aerospace Corp,
U.S. Air Force, U.S. Navy,
U.S. Army, MDA, DLA

International
ESA, JAXA, CSA

Space Parts World


NEPAG helps to Develop/Maintain Standards for Electronic Parts



The parts users and standards organizations work with suppliers to ensure availability of standard parts for NASA, DoD, and others. **For Space microcircuits, DLA, NASA/JPL (S. Agarwal*) and the U.S. Air Force / Aerospace Corp. (L. Harzstark) form the Qualifying Activity (QA).**

*Also Systems, Standards and Technology Council (SSTC) CE-12 Co-Chair.

Microcircuit Standards Development



- Note 1: Standard PEMs for Space (QMLP) initiative using SAE AS6294 as baseline. Supported by NASA Parts Bulletins on PEMs.
- Note 2: For alternate grade microcircuits, follow the activity in 13.2 TG to avoid any duplication of effort.
- Note 3: ATM = Advanced Technology Microcircuits. Supported by NASA parts bulletin on KGD.
- Note 4: VID = Vendor Item Drawing. Contact DLA for latest information.
- Note 5: **The boundaries separating various classes/grades must be clearly defined - future outreach activity.**

- (1) The green area shows existing standards coverage.
- (2) Task Groups: Some excellent progress was reported by task groups (TGs) developing standards.
 - (a) Organic Class Y. The draft of MIL-PRF-38535 revision M which includes Organic Class Y was released Feb 28, 2022. This is shown as the yellow area. A NASA/JPL project has baselined Organic Class Y.
 - (b) QMLP, Standard for rad hard/rad tolerant plastic encapsulated microcircuit (PEM) devices. The TG has developed the requirements and forwarded them to DLA for incorporation into the microcircuit's specification, MIL-PRF-38535. This would enable NASA and other agencies/users to be able to procure standard PEM (QMLP) parts for use in space applications without having to worry about upscreening, yield losses and potential non-conformances. The flight projects would realize considerable cost savings. Several manufacturers have already planned releases of their QMLP products. NASA is planning to include QMLP in its 8739.11 document. See blue shaded area in the chart above.

Standard RH/RT PEMs for Space

“Taking SAE AS6294 to the Finish Line”

- SAE CE-12 spent considerable effort in developing a PEM flow for space.
 - Developed SAE AS6294, Requirements for Plastic Encapsulated Microcircuits.
 - ❖ /1 for space, /2 for terrestrial.
- The SAE AS6294 baselined
 - NASA documents
 - ❖ MSFC-STD-3012, GSFC EEE-INST-002, GSFC PEMS-INST-001
 - And, SAE SSB-001
- However, it **never became a standard QML flow**
- Lately, considerable interest in the use of standard plastic parts in space
 - Mainly being driven by **power management** applications
 - ❖ Performance, size, weight advantages; slight cost advantage
 - ❖ Some applications: Cubesats, smallsats, science instruments
 - ❖ New emerging market, does not affect the demand for QMLV products
 - Was discussed on NEPAG (Domestic and International) and GWG telecons
 - ❖ We decided to take a fresher look - what would it take for the SAE AS6294 to become a standard PEMS flow for Space.
 - Several manufacturers offering products built to a flow similar to AS6294
 - Actions:
 - ❖ **JC13.2 to vote on a TG (September 2020)**
 - T.I. and Boeing to co-lead
 - NEPAG government working group (GWG) to provide support
- **Update (December 18, 2020):**
 - JC-13.2 opened a new Task Group, chaired by S. Williams (T.I.) and R. DeLeon (Boeing).
 - NASA published two parts bulletins on PEMS.
 - DLA assigned a new class letter “P” to standard PEMS in Space.
 - **Goal is for NASA and other agencies/users to be able to procure standard (QMLP) parts for use in space applications without having to worry about upscreaming commercial plastic parts.**

What if A New Product Didn't Fit Any of the Existing Classifications? The "Class Y" Initiative

- It was recognized by the community that packaging and device technology advances are happening rapidly.
- In order to enable space flight projects to benefit from the newly developed devices, e.g., Xilinx Virtex-4 and -5 FPGAs (which are ceramic-based flip-chip nonhermetic parts), a new class was needed.
- NASA led a CE-12 initiative, called Class Y, for infusing Xilinx FPGAs and other similar devices into military/space standards.
- Such an effort must be coordinated with the suppliers and users.
- Need to address all aspects of packaging configuration.
- New test methods must be created and the existing standards updated as necessary.


Class Y, A New Beginning for New Technology Infusion

- **ClassY**

- It represents advancements in packaging technology, increasing functional density, and increasing operating frequency. These are ceramic based single-die system-on-a-chip (SoCs) with non-hermetic flip-chip construction, in high-pin-count ceramic column grid array (CGA) packages. These products use tiny base electrode metal (BME) capacitors for signal integrity, and vented packages for thermal management. (e.g., Xilinx Virtex-4 FPGAs)
- To address the manufacturability, test, quality, and reliability issues unique to new non-traditional assembly/package technologies intended for space applications
 - ❖ Introduced a new concept called Package Integrity Demonstration Test Plan (PIDTP) – provided flexibility to manufacturers.
- This initiative resulted in a major overhaul of MIL-PRF-38535, particularly with respect to requirements for flip-chip, underfill, CSAM, column grid arrays, etc. Revision K reflecting these changes was released in December 2013.

- **Started JC-13.7 to address infusion of new technology**

Infusion of New Technology into the Standards (Ceramic Based) Class Y Status, January 2021



BGA / CGA = Ball-Grid Array / Column-Grid Array
BME = Base Metal Electrode
IDC = Inter Digitized Capacitor

PIDTP = Package Integrity Demonstration Test Plan
SMD = Standard Microcircuit Drawing

An Example of SMD Boiler Plate Update

TABLE IIA. Electrical test requirements.

Line Number	Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
		Device class Q	Device class V
1	Interim electrical parameters (see 4.2)	1,2,3,7,8A,8B,9,10,11 <u>1/</u>	1,2,3,7,8A,8B,9,10,11 <u>1/</u>
2	Static burn-in I and II (method 1015)	Not required	Required
3	Same as line 1	---	1, 7 Δ <u>1/</u> <u>2/</u>
4	Dynamic burn-in (method 1015)	Required	Required
5	Same as line 1	1, 7 Δ <u>1/</u> <u>2/</u>	1, 7 Δ <u>1/</u> <u>2/</u>
6	Final electrical parameters	1,2,3,7,8A,8B,9,10,11 <u>1/</u>	1,2,3,7,8A,8B,9,10,11 <u>1/</u>
7	Group A test requirements <u>3/</u>	1,2,3,4,7,8A,8B,9,10,11 <u>4/</u>	1,2,3,4,7,8A,8B,9,10,11 <u>4/</u>
8	Group C end-point electrical parameters <u>3/</u>	1,2,3,7,8A,8B,9,10,11 Δ <u>2/</u>	1,2,3,7,8A,8B,9,10,11 Δ <u>2/</u>
9	Group D end-point electrical parameters <u>5/</u>	2,3,8A,8B	2,3,8A,8B
10	Group E end-point electrical parameters <u>3/</u>	1,7,9	1,7,9
11	Column attach <u>6/</u>	1,7,9	1,7,9

- For Flip-chip column attach
 - Add room temperature electricals (subgroups 1, 7, 9) after column attach – step 11 above

Class Y Qualification Status

- Honeywell Aerospace - Plymouth
 - Complete
 - SMD 5962-17B01
 - Title: Microcircuit, Ceramic Non-Hermetic, Flip Chip, Digital, CMOS SOI, Gate Array, HX5000, Radiation Hardened, Monolithic Silicon
- Cobham Colorado Springs
 - In progress
 - SMD 5962-17B02
 - Tentative Title: Microcircuit, Digital, Radiation Hardened, 90nm Standard Cell, Monolithic Silicon, Class Y, Radiation Hardened, Monolithic Silicon
- Teledyne e2V Grenoble France
 - In progress
 - SMD 5962-19205
 - High performance processor, PC8548
- Cypress Semiconductor
 - Planned
 - 144 Mbit QDR IV SRAM

Class Y Moving Forward


- A Follow-on to Ceramic Substrate Class Y
 - Interest in organic Class Y, and molded plastic parts had been growing.
 - The JC-13.7 created a new task group on organic substrate Class Y (September 2018).
 - Related task groups started as well (next slide)
- Defense Logistics Agency (DLA) conducted an EP (Engineering Practice) study



A test version of Orion

Next Generation Package Technology for Space Development Roadmap for Space Applications

Performance Requirements



Package Technology Availability

Credit: Scott Popelar, Cobham, 2019 MRQW, February 7, 2019

MIL-PRF-ATM (DLA Proposal)

Background: MIL-PRF-38535 offered traditional hermetic class Q and V (class level B, S) and non-hermetic class N and Y devices for military, terrestrial, avionics and space applications. Design requirements of modern electronic satellite/warfare systems are growing faster and moving forward with newer advanced technologies. Considering the complexity of new technologies and device packaging (i.e. 2.5D, 3D type devices) techniques, the current MIL-PRF-38535 may not be the best requirements platform to accommodate for manufacturing these complex and advanced new technology devices.

Accordingly, to bring advancement and adoption of new technologies into the QML system, DLA Land and Maritime is proposing to create a new performance specification, MIL-PRF-ATM applying the Package Integrity Demonstration Test Plan (PIDTP) process to the entire microcircuit manufacturing process. This process was developed for class Y flip chip packages and is successfully used in MIL-PRF-38535 PIDTP requirements.

A JC13.7 task group has been formed to develop the requirements for MIL-PRF-ATM.

ATM = Advanced Technology Microcircuits

MIL-PRF-ATM

- ATM Devices include:
 - Flip-chip 2.5D, 3D
 - System In Package (SIP)
 - Multi Chip Module (MCM)
- ATM Devices class and application environment:
 - Class M for military(terrestrial and avionics) application
 - Class S for Space application

Burn-in, and Life Test Comments from NASA

- 1. The regression tables need a fresher look
 - NASA computations show a large variation in the activation energies (E_a). See summary below
- 1a. Regression Table in MIL-STD-883, Test Method 1005
 - For Class B, E_a range = 0.971eV to 0.986eV
 - For Class S, E_a = 0.292eV to 0.403eV
 - Considerable variation in E_a values
 - For currently quoted E_a of 0.7eV
 - ❖ Class B is less conservative
 - ❖ Class S is more conservative
- 1b. Regression Table in MIL-STD-883, Test Method 1015
 - For Class B, E_a = 0.397eV to 0.409eV
 - For Class S, E_a = 0.383eV to 0.403eV
 - Considerable variation in E_a values
 - For currently cited E_a of 0.7eV
 - ❖ Both Class B and Class S are more conservative
- 1c. What is the correct E_a going forward?
 - Different sources list different values. According to one source:
 - ❖ 0.3eV is for oxide/dielectric defects, chemical/galvanic/electrolytic corrosion
 - ❖ 0.7eV covers electromigration, broken bonds, lifted die
 - ❖ 1.0eV is for surface contamination induced shifts, lifted bonds (Au-Al interface)
- 2. For accelerated temperature burn-in, and life test
 - ❖ Are the parts characterized for safe operation before they are subjected to elevated temperatures?
 - ❖ Recommend making it a requirement
- 3. JEP 163 Document
 - ❖ Is there a plan to update this document?
- Credits: (1) S. Agarwal, A. Hanelli, M. Han, D. Gallagher, N. Ovee, S. Khandker, R. Evans of NASA/JPL - Cal Tech (2) Subject discussion in 12 Aug, 2020 NASA Electronic Parts Assurance Group (NEPAG) telecon.

Some Notes on Fracture Mechanics in Plastic Packages

- PEMs

- Lots of JC13/CE-12 activity to develop Standards for Microcircuits
 - ❖ Heavy discussion on plastic parts in the next 2-3 years (and beyond)
 - ❖ Both ends of the spectrum: overmolded, and organic
 - ❖ Now is a good time to review the fundamentals of plastic packages – the community is making heavy investment in them to cover expanded application spectrum/ infuse new technology
 - Temp cycling
 - ❖ Done per MIL-STD-883, Test Method 1010
 - Condition C: -65C to +150C, used for ceramic parts
 - Condition B: -55C to +125C, being proposed for PEMs for Space
 - Condition A: -55C to +85C
 - How about the ramp rates, dwell times?
 - Glass Transition Temperature
 - ❖ No one seems to talk about it any more, **has been a mystery**
 - **Always measured lower than specified (JPL experience from several years ago)**
 - Packages are getting smaller, thinner
 - ❖ A GaN device that NASA/JPL wants to use, comes in a 8mm x 8mm size package
 - Post Assembly
 - ❖ Are any parts issues (e.g., crack propagation) off limits (IPC problem?)
 - ❖ **CTE mismatches**
 - ❖ **Time dependence**
 - ❖ (Ceramic) SMD-.5 packages had problems at temp cycling after they were mounted on boards
 - Would plastic parts be worse?
 - ❖ Bring parts, IPC, manufacturer communities together
 - **Could a QCI type test/set of guidelines be developed at the part level?**
 - Look at 38535 and 19500 products
 - What tests do the materials suppliers run to demonstrate quality/reliability?
 - Making improvements to standards, performance specifications
 - ❖ **Is the potential impact of stress/pressure build up in plastic packages being adequately addressed?**
- Is it time to address Fracture Mechanics and Microcircuit Standards?
 - To identify any gaps and assess their impact
 - Plastic encapsulants, dielectric polymers, and underfill materials are subject to delamination and cracking with thermal cycling. Crack propagation during use environment exposure, drives the potential for failure of microelectronic devices and is therefore a necessary focal point in qualification and life testing.
 - Develop methodology for evaluating the time-dependent mechanical failure of semiconductor packages
 - ❖ Resulting from combined effect of stress, temperature, moisture absorption and crack like defect

Applying Fracture Mechanics to PEMs Qualification - Key Points

(J. Evans, NASA)



- Fracture is a critical reliability issue for the packaging
 - Cracking of enclosure
 - Delamination
 - Cracking of polymer passivation
- Fracture mechanics can inform our testing
- Most critical stresses occur in assembly: greatest opportunity for defect formation
 - Thermomechanical
 - Hydromechanical
- Moisture control and handling of packages of critical importance
- Screening by Thermomechanical Loading Imposes Risk
- Defect propagation may occur post assembly in thermomechanical loading
- Risk increases with complex packaging

Conclusion

- New technology infusion is an on-going challenge.
- NASA supports a wide spectrum of space missions/programs. The success of each mission is important.
- NASA is working with the space community to help infuse new technologies into the military standards. ESD aspects should not be ignored. We encourage the world wide space community to get/stay involved in developing/updating standards.

Thank you!

BACKUP MATERIAL

NASA EEE Parts Bulletin, May 15, 2020



October 2019–March 2020 • Volume 11, Issue 1,¹ May 15, 2020

Non-Hermetic and Plastic-Encapsulated Microcircuits

The mission assurance organizations at NASA have supported many large and small space missions and programs over the years. Today that spectrum has expanded, ranging from flagship missions such as Mars 2020 with its Perseverance Rover, Europa Clipper, and the proposed Europa Lander, to SmallSats/CubeSats such as the Temporal Experiment for Storms and Tropical Systems—Demonstration (TEMPEST-D) and Mars Cube One (MarCO). Plastic-encapsulated microcircuits (PEMs) have become more attractive since leading-edge alternatives are not available as space-qualified products. PEMs generally have smaller footprints and are lighter than the ceramic packages used in space-qualified products [1]. As the demand and use of non-hermetic and plastic-encapsulated microcircuits for space has increased, the scope of what future missions are capable of has also widened. This changing climate related to EEE parts selection presents new challenges for NASA, which—as always—holds the success of every mission paramount.

Growing Use of NASA SmallSats and CubeSats

Due to the need for low-cost communications satellites and new businesses evolving around Earth-observation services, there's been an increased interest in the use of CubeSats and SmallSats. Many NASA centers have been involved in developing and flying CubeSats and SmallSats, working together with multiple universities and industry partners. These undertakings require new product solutions for smaller, lighter, and lower-cost spacecraft, which cannot be produced using traditional space-qualified electronic parts.

The reliability and radiation requirements for CubeSats and SmallSats are significantly lower than for larger spacecraft because these smaller satellites operate mainly in low Earth or geosynchronous orbits (LEO or GEO, as opposed to deep space) and for relatively short periods. Radiation-hardened, high-reliability, space-grade parts are often too expensive for such missions and do not match well with their requirements.

There are a few notable exceptions to the usual use of CubeSats, particularly MarCO-A and MarCO-B, which were the first CubeSats to fly to deep space, where they successfully supported the Interior Exploration Using

Seismic Investigations, Geodesy, and Heat Transport (InSight) mission by relaying data to Earth from Mars during the entry, descent and landing stage (Figure 1). MarCO successfully demonstrated a "bring-your-own" communications-relay option for use by future Mars missions in the critical few minutes between Martian atmospheric entry and touchdown. Further, by verifying that CubeSats are a viable technology for interplanetary missions, and feasible on a short development timeline, this technology demonstration could lead to many other applications to explore and study our solar system.




Figure 1. MarCO accompanying the InSight Mars lander and relaying data to Earth as it landed on Mars.

¹ The EEE Parts Bulletin was not published in fiscal year 2019 (FY19). The two issues of Volume 10 were published in FY18.

NASA EEE Parts Bulletin

Special Edition: Non-Hermetic and Plastic-Encapsulated Microcircuits, Part 2

URS296932, CL#20-6169



Non-Hermetic and Plastic-Encapsulated Microcircuits, Part 2

The mission assurance organizations at NASA have supported many large and small space missions and programs over the years. Today, that spectrum has expanded, ranging from flagship missions such as Mars 2020 with its Perseverance Rover, Europa Clipper, and the proposed Europa Lander, to SmallSats/CubeSats such as the Temporal Experiment for Storms and Tropical Systems—Demonstration (TEMPEST-D) and Mars Cube One (MarCO). Plastic-encapsulated microcircuits (PEMs) have become more attractive since leading-edge alternatives are not available as space-qualified products. PEMs generally have smaller footprints and are lighter than the ceramic packages used in space-qualified products [1]. As the demand for and use of non-hermetic and plastic-encapsulated microcircuits for space has increased, the scope of what future missions are capable of has also widened. This changing climate of EEE parts selection presents new challenges for NASA, which—as always—holds the success of every mission paramount. In this second issue devoted to non-hermetic and plastic-encapsulated microcircuits, we discuss more manufacturers' PEMs flows, and introduce the AS6294/1 aerospace standard document on "Requirements for Plastic Encapsulated Microcircuits in Space Applications."

Aerospace Standard AS6294/1

Due to the need for low-cost communications satellites and for new businesses evolving around Earth-observation services, there's been increased interest in the use of CubeSats and SmallSats for such missions. Many NASA centers have been involved in developing and flying CubeSats and SmallSats, working with multiple universities and industry partners. These undertakings require new product solutions for smaller, lighter, and lower-cost spacecraft that cannot be produced using traditional space-qualified products.

In 2017, a subcommittee of SAE International's Group 12 (G12) was created to standardize a PEMs flow and to address a possible future extension of the Qualified Manufacturer List (QML) system to include PEMs for space. Considerable effort was put into developing a PEMs flow for space applications, documented in SAE Aerospace Standard AS6294/1, issued in November 2017, titled "Requirements for Plastic Encapsulated Microcircuits in Space Applications." The "1" version was directed at space applications, the "2" version at

terrestrial applications. SAE AS6294/1 pulled information from many Marshall Space Flight Center (MSFC), Goddard Space Flight Center (GSFC), and SAE standards applicable to NASA—namely, MSFC-STD-3012, GSFC EEE-INST-002, GSFC PEMS-INST-001, and SAE SSB-001—as well as reviews of multiple industry practices.

AS6294/1 defines the requirements for screening, qualification, and lot-acceptance testing for use of PEMs in space flight applications. The level of testing is dependent on the risk approach, the application, and the reliability and radiation requirements of the mission. However, AS6294/1 contains only requirements that meet the highest known reliability for space applications. The document also addresses many concerns associated with PEMs, such as narrower operating temperature ranges and greater susceptibility to infant mortality and moisture absorption than space-grade products have [2]. AS6294/1 starts with device characterization for parts that don't meet space requirements. The characterization step includes the initial investigations needed to understand the details of the technology used in a PEM product [2]. This is crucial when the

¹ This issue is a follow-on to Volume 11, Issue 1, released May 15, 2020: "Non-Hermetic and Plastic Encapsulated Microcircuits."




Figure 1. Options for standard, nonstandard, and new-technology microcircuits.

to all flight and inspecting checks in the screening test in AS6294/1.

Functional tests, a percent value is calculated with a performed on parts that pass in step includes life-testing, temperatures, temperature by failure analysis for any tests have met all requirements ever become for flight.

Once a standard QML immediately adopted in its manufacturers, who offer their that in AS6294/1. With the use of standard plastics in the space community and take a renewed a standard PEMs flow for discussed in domestic and mic Parts Assurance Group it Working Group (GWG) open a new task group was 20 JC13.2 session, in which task group from industry SWG support. The task group mainly Williams of Texas Leon of Boeing.

Once the task group based on JC13.2 completes its work, a new proposed TG will be formed to support alternate-grade microcircuits. The work performed by the JC13.2

TG will be heavily leveraged in order to avoid any duplication of effort. See Figure 1 for details on current and future options for nonstandard, standard, and new-technology microcircuits.

Manufacturer Solutions for Non-Hermetic and Plastic-Encapsulated Microcircuits

Historically, satellite programs have used space-grade, hermetically sealed, QML-V (space) and QML-Q (military) qualified components for enhanced reliability and radiation hardness. With the emergence of "commercial space," there has been increased interest in using PEMs in space for a variety of reasons. Countering the concerns cited above—narrow operating temperature ranges and susceptibility to infant mortality and moisture absorption [2]—are certain advantages of PEMs over most space-grade hermetically sealed microcircuits: lower cost and weight, more advanced performance, lower power consumption, and smaller overall package size.

With this new growing trend in the market, an increasing number of suppliers now offer a wide range of enhanced plastic product solutions depending on quality, reliability, radiation, and cost. Not all of these product lines follow a consolidated test flow, and all depend on the specific tailoring that each manufacturer makes to them. Hopefully, in the near future, the industry will lean

Sub-group 1b - DPA/FA
Sub-group 2 - Biased HAST
Sub-group 2 - Unbiased HAST

JE5022-A110 96 hrs / 130°C / 85% RH
JE5022-A118 / A / 96 hrs / 130°C / 85% RH

flow that will be produced

develops and manufactures for healthcare, life sciences, defense, security, and industrial ceramic and plastic, hermetic, tested to various flows, Q, QML-Y (non-hermetic for more. Table 1 shows Teledyne and qualification flows and they use [3].

space applications, sub-QML arrays (FPGAs) aimed at in traditional QML components shelf (COTS) components, the radiation or reliability data. For constellations of small stringent cost and schedule FPGAs are the optimal solutions, tolerance of QML components flight heritage, which permits

reduced screening requirements, resulting in reduced cost and lead times.

Microchip also provides two space plastic flows: HiRel plastic radiation-tolerant (HP) and 8-lead plastic small-outline (SN). The HP flow is for low-cost and high-volume requirements, typically meeting low-Earth-orbit (LEO) constellations' needs. The SN flow provides a higher screening level, including wafer lot acceptance, serialization, 100% thermal cycling, 100% burn-in, and PDA. These flows apply to both rad-hard-by-design and rad-tolerant products. Products made to these flows (SN, HP) meet qualification levels compliant with automotive requirements (AEC-Q100), with the SN flow based on AS6294/1. See Table 2 for more details on the screening and qualification flows for Microchip HP and SN devices [4].

Microcross offers an extensive array of COTS components—both hermetic and plastic—including a wide selection of power modules and small-signal discretes. They also stock a wide range of upscreened plastic products, including an assortment of integrated PEM (IPEM) memory devices that have been tested to selected high-reliability performance levels. In their Retail+ products line, Microcross provides customers with industry-leading

Table 1. Teledyne e2v has various plastic non-hermetic test flows.

Benefits	"Nix" NASA level			
	Level 1	Level 2	Level 3	Enhanced
Specification reference -->>	EEE-INST-002 / PEM-INST-001	PEM-INST-001		EP
assembly and test site, one BOM	✓	✓	✓	✓
datalog	✓	✓		
Condition/method				
MIL-STD-883 TM1010 cond. B (55/125°C) or C (45/150°C)	20 cys - cond. B	20 cys - cond. B	20 cys - cond. B	10 cys - cond. C
MIL-STD-883 TM2012	✓	✓		
diode				
MIL-STD-883 TM1015 cond. Q (125°C)	240 hrs	160 hrs	160 hrs	160 hrs
MIL-STD-883 TM1015 conds. A, B or C (125°C)	120 hrs			
ambient temperature post dynamic	5%	10%	10%	5%
Per device specification (55/125°C)	✓	✓	✓	✓
Per device specification (25°C)				✓
SAE				
Condition/method				
TID & SEE	Per rad tests	Per rad tests	Per rad tests	
PEM-INST-001	22	22		
Moisture soak/Reflow simulation	32	32	17	
MIL-STD-883 TM1005 / O / 125°C	1500 hrs / 22	1000 hrs / 22	500 hrs / 10	
MIL-STD-883 TM1010 / B + DPA	500 cys / 22	200 cys / 22	100 cys / 10	
PEM-INST-001	22	22		
EEE-INST-002 on 5 parts	✓	✓		
Per device specification (130°C / 85% RH)	10			
Per device specification (130°C / 85% RH)		10	7	

NASA EEE Parts Bulletin Special Edition: Known Good Die (KGD) URS299800, CL#21-2280



Volume 12, Issue 2, May 2021
Known Good Die

There are many use cases for which engineers and designers elect to purchase bare die for their applications. They might integrate the die into a multichip module (MCM), or use it directly as a chip-on-board (COB), in order to meet size, cost, and mass constraints. In some special radio frequency (RF) applications a COB solution might be required to minimize the inductance and capacitance of integrated circuits leads. Furthermore, many manufacturers purchase bare die from other providers and integrate it into their packaged parts. The term "known good die" (KGD) is commonly used when referring to these die purchases; however, it is not well defined and might have different meanings depending on the manufacturer or specific use cases. In this bulletin, we describe what KGD might refer to and some of the detailed flows that KGD go through at different manufacturers.

"QML Die" in MIL-PRF-38535

Under MIL-PRF-38535, "QML die" can have several different meanings. The first is Qualified Manufacturers List (QML) die that is covered by Appendix A in the Standard Microcircuit Drawing (SMD) of the part that is offered in die form. This is commonly referred to as "SMD die" and is assigned a die code of "9" in the QML part number's case outline position. Figure 1 shows an example of such a part (5962-96663). It is important to note that the manufacturers that offer the SMD die are also expected to offer the fully packaged part (per the SMD) on the QML listing.



Figure 1. SMD die example showing the die code.

For QML die products, the minimum screening steps are listed in the SMD (Section A.4.2). Some manufacturers

might elect to do more testing than the minimum requirements, shown in Figure 2 (from 5962-96663).

- A.4.2 Screening: For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QML and, for a minimum, a JAKG standard of:
 - 100% wafer probe (see paragraph A.3.1 herein)
 - 100% electrical visual inspection to the appropriate class Q or V values defined in MIL-STD-883C, method 2010 or the minimum parameters defined in MIL-STD-883C, method 2010

Figure 2. SMD die minimum screening required.

The 100% wafer probe includes functional and parametric testing sufficient to make the packaged die capable of meeting the electrical characteristics table of the SMD, which lists parameters throughout the part's rated temperature range. It is important to note that QML die is not required to go through temperature cycling or burn-in at the die level. However, as specified in MIL-PRF-38535, Section 4.2, all QML integrated circuits shall meet the requirements of the screens specified in Tables 1A and 1B of the specification whether or not the actual testing has been performed. The manufacturer might elect to eliminate or modify a screen based on supporting data that indicates that the QML technology, the change is justified. For example, many manufacturers have optimized their wafer probe process and in agreement with the Defense Logistics Agency (DLA) perform it only at 25°C. If such a change is implemented, the manufacturer is still responsible for

ensuring all of the performance requirements of MIL-PRF-38535. Screening is performed on packaged quality level. Furthermore, devices to be delivered as samples from the wafer lot shall accept level 10(0).

The term "KGD" is not meant to imply that the die is one that comes from a specific manufacturer or line/process that has been verified under a QML-38535 ML die sales are not listed in the Catalog of Conformance (CoC) and a tested fab would exempt the manufacturer from the requirements of the type of QML die are: National Instruments (TI), or Texas Instruments (TI), or other wafer/die from facilities/lines/processes.

However, the term "KGD" is not meant to imply that the die is one that comes from a specific manufacturer or line/process that has been verified under a QML-38535 ML die sales are not listed in the Catalog of Conformance (CoC) and a tested fab would exempt the manufacturer from the requirements of the type of QML die are: National Instruments (TI), or Texas Instruments (TI), or other wafer/die from facilities/lines/processes.

However, the term "KGD" is not meant to imply that the die is one that comes from a specific manufacturer or line/process that has been verified under a QML-38535 ML die sales are not listed in the Catalog of Conformance (CoC) and a tested fab would exempt the manufacturer from the requirements of the type of QML die are: National Instruments (TI), or Texas Instruments (TI), or other wafer/die from facilities/lines/processes.

MIL-PRF-19500

The Qualified Manufacturers List (QML) die is a subset of the standard. Military-qualified products List (QPL), die is a subset of the standard. Military-qualified products List (QPL), die is a subset of the standard. Military-qualified products List (QPL), die is a subset of the standard. Military-qualified products List (QPL), die is a subset of the standard. Military-qualified products List (QPL), die is a subset of the standard.

The requirements are congruent with the screening and test evaluation requirements.

6.5.2 Unencapsulated devices: The P/Ns for unencapsulated devices are constructed using the following form:




Figure 3. Example specification of a JANHC die.

JANHC and JANKC QPL die are electrically probed for key electrical parameters, and defective die are identified during this process. Wafer screening requirements are specified in Paragraphs G.5.2 through G.5.2.7. Screening consists of 100 percent electrical test, 100 percent visual inspection of die, and then additional screening of sample die assembled into packages. The minimum sample size is 10 die for each JANHC wafer inspection lot and 22 die for each JANKC wafer inspection lot. The QPL sample die will be assembled into the appropriate package by the QPL manufacturer prior to going through the screening process steps 4–7 listed in Appendix G, Table II, of MIL-PRF-19500. These include temperature cycling, mechanical shock or constant acceleration (JANKC die only), electrical test (read/record), high-temperature reverse bias (HTRB), electrical test read/record, burn-in, electrical test read/record, steady-state life (JANKC die only), electrical test read/record, wire-bond evaluation, die-shear evaluation, scanning electron microscope (JANKC die only), and radiation-hardness assurance. Appendix G, Paragraph G.5.4 specifies that die shall be stored in dry nitrogen or another inert atmosphere. All MIL-PRF-19500 QPL die are manufactured on a DLA-audited and -certified manufacturer's wafer fabrication processing facility/line. To ensure traceability, the DLA-qualified manufacturer will provide a CoC for the die manufacturer, as required per MIL-PRF-19500, Paragraph 3.7.

MIL-PRF-19500 does not define KGD, nor does it permit non-QPL die to be used in MIL-PRF-19500 qualified products.

Manufacturers' Die Offerings

Many manufacturers offer products in die form at various quality levels. For example, the following manufacturers offer SMD die per MIL-PRF-38535 as described above: Analog Devices, Cobham, Honeywell, Mercury, Microchip, Micross, Renesas, STMicroelectronics (ST), and TI. Some examples of

manufacturers that sell QPL certified wafer foundries/process chip, Semicoa, Sensitron, and section we'll describe a couple levels offered by some MIL-PRF-demonstrate a few available

space-qualified products in die form products are offered in two Model (EM), and Flight Model (FM) bred in two different flows, the packaged products are Components Coordination general manufacturing flow for own in Figure 4.

parametric Part Average Testing is as of today implemented for most dies. For bipolar resistors and MOSFETs, both Part Average Testing and Geographical Part Average Testing are performed. Electrical wafer sort (EWS) is done 100% of die at 25°C.

Wafers Lot Qualification is made by sampling on bagged parts. It is indeed performed on each lot whenever the wafer-to-wafer variations are marginal vs the part-to-part variations. Radiation test is only performed on wafer lot for the manufacturing of RMA guaranteed products.

Microelectronics die flow. The Engineering Model Quality (EM), whether they are QML or FM come from a qualified TI CoC. The EMs are not screening or testing. ST space FM product's SMD (they are SMD die) FM parts follow the Die Lot Specification (TN0873)[1]. Lists of a visual die for QML-V die, Table 1 summarizes the EM

Microelectronics EM and FM die. The identified interest from TI such as burn-in or 100% high- and/or low-temperature test at electrical wafer sort (EWS), commonly referred to as KGD. ST's QML-V

products are proposed in die form only when it can be agreed with DLA that an EWS at 25°C plus a wafer lot qualification test on 25 pieces at -55°C, +25°C and +125°C is sufficient to make the packaged die capable of meeting the electrical performance requirements of the SMD.

TI offers a wide variety of products in die form. TI defines KGD as "die tested to the same quality and reliability standards as their packaged equivalents" [2]. Figure 5 shows TI's die parts categories.



Figure 5. Texas Instruments die categories.

An example flow of a QML-V die is shown in Figure 6.



Figure 6. Texas Instruments example QML-V die flow.

TI's datapack available for QML die includes the data for Group C, wafer lot acceptance (Class V only), and Group E (radiation-hardness-assured only). However, the attributes (yield) and variables (read and record) are not available. TI does not offer catalog burned-in die at this time. TI does provide testing at multichip—for example, VBOX, GOI, and IDQ—to ensure quality of the die. Wafer fabrication includes engineering parametric testing (test structures), wafer-level reliability testing (WLR), and outlier controls. During feasibility studies, a candidate for die sale is evaluated for packaged-device electrical-yield performance and operational life without burn-in. If either is deemed unsuitable, the device will not be released in die sale.

Texas Instruments (TI)

Space EP Baseline Controlled Flow




Image Courtesy of Texas Instruments

- The above chart provided by TI shows that their commercial/automotive products maybe built at multiple foundries, assembly/test facilities and may use various material sets.
- Contact manufacturer for a current version of this chart.

<http://nepp.nasa.gov>



ACKNOWLEDGMENTS

The research described in this publication was carried out, in part, at the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration. Help is gratefully acknowledged from Mohammad Mojjaradi, Jeremy Bonnell, Rowan Swain and Joon Park. Government sponsorship acknowledged.