

Fault Propagation in Microprocessors with Configurable Cache Memory

S. Esquer,¹ B. Shani¹, A.F. Witulski¹, B.D. Sierawski¹, B.L. Bhuva¹, R.A. Reed¹, R.D. Schrimpf¹, G. Karsai¹, M. Turowski²

¹ Dept. of Electrical and Computer Engineering, Vanderbilt University ² Alphacore, Inc

Supported under subcontract to Alphacore, Inc., on NASA Grant 80NSSC21C0033

Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Aeronautics and Space Administration.





- COTS: Commercial off the shelf
- CPU: Central Processing Unit
- DRAM: Dynamic random-access memory
- HPC: High performance computing
- LANL: Los Alamos National Laboratory
- MWG: Mitigation working group at LANL
- SEE: Single event effect
- SEFI: Single event functional interrupt
- SEL: Single event latchup
- SEU: Single evet upset
- SRAM: Static random-access memory



- Introduction: Purpose of this work and main findings
- Test set-up: Software, hardware, and alpha particle source
- **Results:** SEU propagation, and SEFIs
- Current work: Proton data analysis
- Future work: Multicore microprocessor
- Conclusions

Introduction

- Overall project purpose:
- Characterize SEEs of COTS HPC for operation in highly-shielded (habitable) space environments.
- COTS computing provide inexpensive augmentation to spacecraft computational power^{1,2,3}
- What are the key critical factors that affect the SEFI and error rate? Due to ionizing radiation²
- Target device: Cortex-A8 microprocessor on the BeagleBone Black board



Cortex-A8 memory structure





- Main Findings:
- $\circ~$ The SEFI cross-section (σ) is affected by the cache memory configuration
- $\circ~$ When cache-on, more halt SEFIs are experienced
- No SEUs could be detected when isolating the cache by storing instructions, data, and stack off-chip (key factor to analyze SEU data)
- Purpose of this work:
- SEFI characterization of target under alpha particles
- Dynamic testing of target with MGW radiation benchmarks^{2,3,4}
- $\,\circ\,$ Find reasons some algorithms have higher SEFI σs than others
- $\circ~$ Begin test methodology to classify different types of SEFIs

Test Set-Up: Algorithms



- Algorithms: Mitigation Working Group at Los Alamos National Laboratory LANL radiation benchmarks³
- Selected benchmarks: Matrix multiply (MM), and sort algorithm (Q-Sort)
- Execution: One completed loop of the flow chart is one benchmark cycle
- Benchmarks were run on bare-metal (no operating system used)
- Memory during testing:
- $\circ~$ Instructions and stack in the off-chip DRAM
- Data in the on-chip SRAM
- ECC and parity always off



Benchmarks



Test Set-Up: Source & Target

- 10 and 0.1 µ-Ci Am-241 with 4-MeV alpha particles
- Flux of 10 μ -Ci = 1,000 $\frac{particles}{mm^2 * s}$
- Flux of 0.1 μ -Ci = 10 $\frac{particles}{mm^2 * s}$
- The Cortex-A8 had a 3.95 x 3.95 mm² decapsulated opening

• LET is 0.7
$$(MeV - \frac{cm^2}{mg})^5$$





Test Set-Up: SEFI Capture



Vanderbilt Engineering

A SEFI occurs when an ion strike triggers the control circuitry of one of the subsystems. The system could enter an undefined state until a reset or sometimes a power cycle is performed.^{6,7}

SEFI	Mechanism
Reset	The microprocessor resets on in its own. ⁷ For the Cortex-A8 instructions/data is erased (volatile memory) and it is hard to differentiate from crash SEFIs
Crash	The processor gets into an undefined state. Fetch and execute cycles are halted ⁷ Trigger: Direct/indirect ionization in special purpose registers Trigger: Access to invalid instruction or data memory-> entrance to "abort exception handler" ⁸ Trigger: Access to invalid instruction or data memory-> entrance to "undefined exception handler" ⁸
Peripheral	When the system does not operate the peripherals as desired ⁷ Trigger: Direct ionization in the peripheral's control registers



- Cache-On: Algorithms experienced higher occurrences of halt SEFIs
- SEUs in the cache control circuitry could be obstructing fetch of instructions
- Halt SEFI: Is either a reset/or crash SEFI (due to volatile memory)
- SEFIs events: MM cache on/off (3)/(3), Q-Sort cache on/off (5)/(4)



Test Set-Up: Memory



Vanderbilt Engineering

- Cache (\$) SEU σ test:
- No SEUs, after isolating \$ by storing data in off-chip DRAM
- Single entrance to undefined instruction handler indicates possible SEU in L1 inst. cache
- MM runs 2.5x faster cache-on, and
 2.8x faster cache-off when data in
 SRAM compared to Q-Sort



D=Data. Different settings demonstrate proper use of cache, and cache isolation

Test Set-Up: Memory





- Time ratio (T_m):
- MM is 2.7x faster cache-on vs. cache-off. Q-Sort is 3.13x faster cache-on vs. cache-off (higher performance) with data in SRAM
- Cache hit/miss ratios could provide reason for Q-Sort's higher performance gain

Results: Benchmark Cycle Errors with Alpha Source





- 1 SEU in MM might be propagating faster into errors (2.5x faster \$-on and 2.8x faster \$-off vs. Q-Sort)
- SEUs ≠ errors
- More errors could accumulate with higher fluxes



- Low σ for cache-on:
- Preliminary cache isolation demonstrated SEUs occur mainly in main memory
- Algorithmic dependency in Error σ:
- $\circ \ \ \mbox{MM always had higher error } \sigma \ \mbox{due} \ \ \mbox{to propagation of SEUs}$



Results: SEFIs

Vanderbilt Engineering

- MM higher SEFI σ, cache-on :
- Cache hit/miss ratios could provide reason
- Higher σ for Q-Sort, cache-off:
- Factors other than build-up of stack frames in the stack (stack in off-chip memory) makes recursive algorithms vulnerable to SEFIs



- For these test conditions the SEFI σ is affected by the cache configurations



Current Analysis: Proton Test Campaigns at the Mayo Clinic



Vanderbilt Engineering



- Used benchmarks:
- Advanced encryption standard AES
- Cache test (summation algorithm)
- Purpose:
- SEFI dependence to cache configuration
- Compare stack influence between higher control flow dependence (AES) and a lower control flow dependence (Summation)
- Currently doing data analysis

Proton beam campaign hardware set-up



New Target: Cortex-A72 on the Raspberry Pi 4 Model B

Vanderbilt Engineering



Cortex-A72 memory structure

Interest:

- Mimic multiple nodes of a high-performance computer
- Run bare-metal source code
- Compare benchmarks SEFI results with single core Cortex-A8



- Conclusions:
- $\circ~$ SEFI σ is affected by the cache memory configuration
- Time ratios T_m demonstrated that Q-Sort has a higher performance gain when cache-on
- $\circ~$ Cache hit/miss ratios could provide explanation for Q-Sort's lower SEFI $\sigma~$ when cache-on
- $\circ~$ When cache-on more halt SEFIs were experienced
- $\circ\,$ Lower "campaign benchmark error σ " is due to SEUs mainly occurring in main memory (ECC was off)
- Future work:
- Proton data analysis to further clarify SEFI mechanisms in Cortex-A8
- SEFI characterization on multicore architecture platform

References



- ¹J.Mee et al., IEEE Aerospace conference, 2021
- ² H.Quinn, SELSE workshop, 2019
- ³H.Quinn et al., IEEE TNS VOL.62, NO.6, 2015
- ⁴F.Irom, Guideline for ground radiation testing of microprocessors in the space radiation environment, 2008
- ⁵NIST.gov accessed 12 May 22
- ⁶P. E. Dodd and L. W. Massengill, IEEE TNS, VOL. 50, NO.3, 2003
- ⁷H.Quinn et al., IEEE REDW, 2014
- ⁸J.Carreira et al., IEEE TSE, VOL. 24, NO.2, 1998