

NEPP ETW 2023

Single-Event Effects in Silicon Carbide High Voltage Power Devices for Lunar Exploration

Arthur Witulski, Arijit Sengupta, Scooter Ball, Ken Galloway, Ron Schrimpf, John Hutson, Robert Reed, Vanderbilt Biju Jacob, Shubhodeep Goswami, Reza Ghandi, Collin Hitchcock, GE Medical and GE Aerospace Jason Osheroff, NASA GSFC 06/13/2023 art.witulski@Vanderbilt.edu

Vanderbilt University

Supported by the NASA LuSTR Program under Grant Number 80NSSC21K0766

NASA 2020 LuSTR SiC Program Call for Proposals

Vanderbilt Engineering

Electrical Performance:

- SEE-tolerant SiC power diodes: Minimum 1200 V, 40 A, with maximum recovery time of 40 ns
- SEE-tolerant SiC power transistors: Normally off (enhancement mode), minimum 600 V, 40 A, Rds_on < 24 mOhms while preserving low switching losses.

Radiation Goal:

- No heavy-ion induced permanent destructive effects upon irradiation while in blocking configuration (in powered reverse-bias/off state) with ions having a siliconequivalent surface incident linear energy transfer (LET) of 40 MeV-cm²/mg of sufficient energy to maintain a rising LET level throughout the epitaxial layer(s).
- Application Goal: Micro-Grid on the moon at 1 kV DC



Power Device Technologies – Why SiC?



MOSFET Vanderbilt Engineering



P

- Vertical current flow
- Performance influenced by epitaxial region resistance

Vertical power device

Suitable for diodes





Radiation Effects in Power Devices

- Total Ionizing Dose (TID) charge trapped in insulating layers
 - Parametric shifts in device electrical characteristics (i.e. threshold voltage)
- Single Event Effects ions deposit charge in active device regions
 - Transient current/voltage pulses
 - Permanent increases in leakage currents with each ion
 - Single event burnout (SEB) around half of rated-VDs



From: G. Consentino et. al, 2014 IEEE Applied

Power Electronics Conference and Exposition

Space applications: Catastrophic failure is not an option!

Single-Event Leakage Current (SELC)



- SiC devices show step changes in off-state current for single ion strikes
- SiC devices show onset of the effect at reverse biases ~20% of rated breakdown voltage.
- Leakage independent of manufacturer or breakdown voltage (epi depth)
- Large enough for parametric failure



SEB in 1200 V SiC Vertical DMOS and JBS Schottky





Heavy ion-induced SEB and degradation data for SiC MOSFETs and diodes from: Mizuta 2014 Lauenstein 2015 (LBNL) Witulski 2018 (RADEF and TAMU) "Hockey Stick" curve

- Note that SiC and diodes have the same SEB Bias-LET boundary
- Indicates a similar SEB mechanism

Witulski, et al, IEEE TNS, 2018

Heavy ion data suggests common mechanism(s) responsible for SEB and degradation in SiC

Ion-Induced Current Densities and Re-Distribution of Electric Field



3D TCAD heavy ion simulation of **1200 V SiC**

- LET = 10 MeV-cm²/mg @ 500 V
- Short circuit from high carrier density
- Re-distribution of electric field
- Maximum field goes from 2 to 3.2 MV/cm

Power density is extremely high along strike path, high current density and high electric field

Pd=J•E

D.R. Ball et al, IEEE TNS, Vol. 67, 2020 J. McPherson et al, IEEE TNS Vol. 68, 2021



eCurrent Density JBS Diode



Electric Field JBS Diode



NEPP ETW 2023 SiC Power Devices

Goal: Design Radiation-Tolerant Diode/MOSFET

- Vanderbilt Engineering
- VU and GE design device intended to survive catastrophic SEB
- 3D TCAD heavy ion sensitivity study VU
 - Increase epi thickness
 - Decrease epi doping
 - Effective increase in voltage rating
 - Note: 3300 V device shows SEB @ 850V





10

Ion-Induced Electric Field Redistibution

- **3D TCAD** heavy ion simulation of SiC MOSFET variants
- LET = 60 MeV-cm²/mg @ 500 V
- 3300 V and 4500 V device show significantly • lower electric fields compared to the 1200 V device





Fabrication and Test Approach Plan for Baseline 3.3 kV Devices

Test & establish

Test & establish

Test & establish

Test & establish

baseline

baseline

baseline

Deliver Standard Devices

Device Type

- Standard planar MOSFET (1.7kV OR 1.2kV)
- Standard Schottky diode 3.3kV 2
- Charge-balanced diode 3kV 3
- 4 Charge-balanced MOSFET 3kV

baseline **Design & Fabricate RadHard Devices**

TECHNICAL INSIGHTS

- Epi region affects SEB and SELC
- Metal-SiC interface may affect leakage
- Try to keep good electrical performance

DESIGN, FAB, TEST, PACKAGE

- Vary epi thickness and doping to lower peak electric fields
- Some devices have metal windows
- ~ 10 variant devices
- Parallel lots: diodes (~4 months) and MOSFETs (~6months)
- Post-fab tests: Vth, R_{DS(on)}, Vdss ٠
- Parylene coating of open-can packages ٠
- Six wafers each of diodes and MOSFETs

Project Scope

Radhard design and fabrication

Radhard design and fabrication



TECHNICAL CHALLENGES

- Material guality issues including defects, impurities \rightarrow test bare wafers
- Device design that ensure both electrical performance and radtolerance

Apply insights on radiation impact on SiC to implement SEE tolerant power devices NEPP FTW 2023 SiC Power Devices 11

Vanderbilt Engineering

Comparison 1200 V and 3300 V SiC Vertical Diode **Single Event Burnout and Degradation Boundaries**

Vanderbilt Engineering



1200 V SIC Diodes

Absolute increase of SEB Boundary by about 300 V, but not proportional increase More test results to be reported in NSREC and RADECS 2023

A. Sengupta, et al, "Single-Event Effects in 3.3 kV SiC Power Devices during Heavy-Ion Irradiation," SEE/MAPLD, 2023

														FAB	:																	
			Substrate receipt and evaluation	Start Lot	Substrate doping adjustment (Implant)	Align Mark	Pwell (Implant)	Spacer	N+ (implant)	P+ (Implant)	JTE (implant)	Implant Activation	Field Oxide	Gate Dep	Gate Pattern	ILD	Ohmic	Back Side Ohmic & RTA	Gate Pad Via	Pad Metal	Passivation	Back Metal	PolyImide	Complete	Gate Di-electric tests	Device Parametric Tests	Resistivity measurements	Data Analysis and Yield	Dicing	Pick-n-Place	Die Packaging	Parylene Coating
			5%	6%	11%	14%	20%	24%	29%	34%	39%	44%	49%	54%	59%	64%	69%	74%	79%	84%	89%	91%	95%	100%								
Lot 📲	Status 🕶	Spec 🔻																														
DX353	Fab	4.5 KV MOSFET	Completed June-9-2022	10-Jun-22	Completed June-22-2022	Completed 27-June-2022	Completed July-12-2022	Completed July-9-2022	Completed Aug-8-2022	Completed Aug-29-2022	Completed Dec-02-2022	Completed Dec-07-2022	Completed Dec-16-2022	Completed Dec-22-2022	Completed Jan-06-2022	Completed Jan-11-2023	Completed - March 29-2023	Completed	Completed	Completed	Completed	Completed	Completed	Completed June-1-2023	In Progress							

GE MOSFET Variants recently completed the fab run and is in wafer test



GE SiC Junction-Barrier-Schottky (JBS) Diodes



Vanderbilt Engineering

											F	4 <i>B</i>																۱.
			Substrate receipt and evaluation	subsurate receipt and evaluation	Start Lot	Align Mark	JBS (implant)	JTE (Implant)	Implant Activation	Field Oxide	Backside ohmic metal	Frontside Via contact Pattern	Frontside Via Etch Completion	Schottky Metal Deposition	Frontside Schottky Metal Patter	Passivation	Back Metal	Polylmide		complete	Device Parametric Tests	Resistivity measurements	Data Analysis and Yield	Dicing	Pick-n-Place	Die Packaging	Parylene Coating	
			59	%	6%	10%	15%	35%	40%	45%	60%	65%	70%	75%	80%	85%	90%	95%	10	0%								
Lot J	Status 👻	Spec	Ψ.																									
WX039	Fab	4.5 KV JBS	Completed June-9-2022		16-Jun-22	Completed 21-June-202	Completed Jul-22-2022	Completed Aug-2-2022	Completed Aug-5-2022	Completed Sept 13-22	Completed Sept 27-22	Completed Sept 30-22	Completed Oct4 -22	Completed Oct 6-22	Completed Oct 12-22	Completed Oct 17-22	Completed Oct 20-22	Completed Oct 24, 2022	Completed Oct 25, 2022		Completed Jan 6, 2023	Completed Jan 6, 2023	Completed Jan 11, 2023	Completed Jan-26-2023	Completed Feb-16-2023	Completed May 12, 202	Completed May-23, 202	

- Fabrication, packaging, testing of new SiC JBS diodes complete
- Ion-beam-ready devices delivered to Vanderbilt late May
- Planning for heavy ion test week of July 10th

Windowed devices

Metallization leaves fraction of die uncovered Covered with conductive layer like silicide Allows for optical testing Test metal-semiconductor hypothesis for SELC

Ten JBS diode variants Variations in window coverage Variations in doping Variations in packaging for testing



Vanderbilt Nano-Photonics Laboratory



Interferogram

- Dr. Joshua Caldwell in Mechanical Engineering and Materials Science
- s-SNOM (scattering-type scanning near-field optical microscopy): detects light scattered by nanometer scale regions directly under the AFM tip.
- A compelling technique for studying nanoscale light-matter interactions with spatial resolution set by AFM tip.
- Useful for studying changes in crystal structure induced by ion beam radiation







- June 2022 Test GE Baseline 3.3 kV devices at TAMU Ion Accelerator June 2022
- July 2022 New JBS diodes and MOSFETs launched on GE Fab lines
- Dec 2022 JBS Diodes exit Fab
- Jan. 2023 Electrical testing of diodes
- Mar. 2023 Open-cavity TO 257 packaging/Parylene coating
- Apr. 2023 Delivery of JBS diodes to Vanderbilt
- June 2023 Heavy Ion test of diodes at TAMU
- June 2023 SiC MOSFETs exit Fab
- July 2023 Electrical Testing
- Aug. 2023 Packaging/Parylene
- Sep. 2023 Heavy ion test of MOSFETs at TAMU
- Dec. 2023 Final Results presented at LSIC Fall Workshop